preview

Design And Comparative Performance Analysis

Better Essays
Open Document

Design and Comparative Performance Analysis of Shift Register Using Pulse Triggered Flip-Flops and Pulsed Latches

K.Rajesh1, Mr. R.Bapannadora2, Dr.V.S.R Kumari3
1M.Tech Scholar, Dept. of Electronics & Communication, Sri Mittapalli College Of Engineering, Guntur Email: kommavarapurajesh01@gmail.com
2Assistant Professor, Dept. of Electronics & Communication, Sri Mittapalli College Of Engineering, Guntur Email: bapannadora@gmail.com
3Professor & HOD, Dept. of ECE, Sri Mittapalli College Of Engineering, Guntur, A.P, India Email: vsrk46@gmail.com

Abstract: Nowadays for each and every designing in VLSI era the power consumption plays a vital role. Low power has emerged as a principal theme in today’s electronics industry. The low power VLSI design has important role in designing of many electronic design systems. On designing any combinational or sequential circuits, the power consumption, implementation area, voltage leakage, and efficiency of the circuit are the important parameters to be considered initially. This paper proposes a low-power and area-efficient shift register using pulsed latches. The area and power consumption are reduced by replacing flip-flops with pulsed latches. This method solves the timing problem between pulsed latches through the use of multiple non-overlap delayed pulsed clock signals instead of the conventional single pulsed clock signal. The shift register uses a small number of the pulsed clock signals by grouping the latches to several sub

Get Access
Related
Get Access