Essay On Mixed Signal Design

Decent Essays
Abstract— Mixed-Signal Design in today’s industry is witnessing an increasing dominance by CMOS technology. With an increasing demand for miniature audio, video and other communication devices, the design of effective mixed-signal devices is becoming extremely critical. The design of a mixed-signal system is extremely complicated due to intricacies of analog design and the problems encountered in the integration of analog and digital sub-systems. The design process is best accomplished by transistor-level schematics and simulation. This can be attributed to the lack of fully developed modelling languages and automation tools in the realm of mixed-design. The aim of this research is to explore the possibility of a significant improvement in…show more content…
In this work, 8-Bit ADC consecutive general register (SAR ADC) estimate. The main purpose is to reduce the power consumption of the micro-w. The proposed SAR ADC can be considered at the transistor level to 0.18 micron CMOS process. From this simulation, ADC reaches the entire energy use for micro 790.37w power supply. II. RELATED WORK C. E. Shannon et al [1] give the SAR employs a separate sequencer and registration code from the D flip-flop. This design gives the benefit of simplicity and convenience in construction. It consists of the reproduction of each bit cells containing the two D-flip-flops. Howard T Russell et al [2] give in the design of a single D flip flop is used in each bit cell phone which functions at the same time as the serial and registration code. This design is often referred to as a serial/code registered design. But the important point is to add a new section to the order to manage logical clock and data input into each cell. Silvia Dondi et al [3] give the design consists of N=6 J-K flip flops which are utilized as code and shift register with the number of inputs as r given by comparator output. The single line result on the basis of JK-Flip flops fails to give the power consumption benefits. It uses the asynchronous feedback through the AND gates which has a tendency to limit the maximum clock
Get Access