Operating System 2. A system that uses a two-level page table has 212 -byte pages and 32 -bit virtualaddresses. The first 8 bits of the address serve as the index into the first-level pagetable.(a)(b)(c)(b)How many bits specify the second-level index?How many entries are in a level-one page table?How many entries are in a level-two page table?How many pages are in the virtual address space?

2. A system that uses a two-level page table has 212-byte pages and 32 -bit virtual addresses. The first 8 bits of the address serve as the index into the first-level page table. (a) (b) How many bits specify the second-level index? table? How many entries are in a level-one page How many entries are in a level-two page table? How many pages are in the virtual address space? (b)

2. A system that uses a two-level page table has 212-byte pages and 32 -bit virtual addresses. The first 8 bits of the address serve as the index into the first-level page table. (a) (b) How many bits specify the second-level index? table? How many entries are in a level-one page How many entries are in a level-two page table? How many pages are in the virtual address space? (b)

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter11: Operating Systems

Section: Chapter Questions

Problem 26VE

See similar textbooks

Similar questions

Suppose that a machine has 38-bit virtual addresses and 32-bit physical addresses.(a) What is the main advantage of a multilevel page table over a single-level one?(b) With a two-level page table, 16-KB pages, and 4-byte entries, how many bits should be allocated for the top-level page table field and how many for the next-level page table field? Explain.
6) In a 64 bit machine with a 8 KB page size for virtual memory, how many entries are there in a single level page table? What is the size of each entry in the page table in bits?
Suppose that a machine has 42-bit virtual addresses and 32-bit physical addresses.{a} How much RAM can the machine support (each byte of RAM must be addressable)?{b} What is the largest virtual address space that can be supported for a process?{c} If pages are 2 KB, how many entries must be in a single-level page table?{d} If pages are 2 KB and we have a two-level page table where the first level is indexed by 15-bits, then how many entries does the first-level page table have?{e} With the same setup as part {d}, how many entries are in each second-level page table?{f} What is the advantage of using a two-level page table over single-level page table?
1.What is the difference between bit address 7CH and byte address7CH? What is the specific location of bit address 7CH in memory?
On a simple paging system with 224 bytes of physical memory, 256 pages of logical address space, and a page size of 210 bytes, 1. How many bits are needed to form the logical address? 2. What is the frame size (in bytes)? 3. How many bits comprising the number of frames?
Suppose a computer using direct mapped cache has 4G Bytes of main memory and a cache of 256 Blocks, where each cache Block has 16 Words, and Word Size is 4 Bytes. a)How many blocks of main memory? b)What is the format of a memory address as seen by the cache (Tag, Block and Word fields)? c)To which cache block will the memory reference 0000146A in Hex?
Suppose a computer using direct mapped cache has 2^24 bytes of byte- addressable main memory and a cache size of 64K bytes, and each cache block contains 32 bytes. (Note: 64K = 26 * 210) a) How many blocks of main memory are there? b) What is the format of a memory address as seen by cache, i.e., what are the sizes of the tag, block, and offset fields?
On a simple paging system with 224 bytes of physical memory, 256 pages of logical address space, and a page size of 210 bytes. 1. How many bits are needed to store an entry in the page table (how wide is the page table)? Assume a valid/invalid 1-bit is included in each entry. 2. If the page table is stored in the main memory with 250nsec access time, how long does a paged memory reference take? 3. If the page table is implemented using associative registers that takes 95nsec. and main memory that takes 200nsec, what is the total access time if 75% of all memory references find their entries in the associative registers?
Assume a 32-bit address system that uses a paged virtual memory, with a page size of 2 KB. Answer the following questions, assuming a virtual address 0x00030f40 A. What is the virtual page number (VPN) and the offset in binary for the given virtual address? B. How many virtual pages are there in the system?
Suppose a computer using fully associative cache has 4 Gbytes of byte-addressable main memory and a cache of 256 blocks, where each cache block contains 32 bytes. a) How many blocks of main memory are there? b) What is the format of a memory address? Provide the names and the sizes of the fields. c) To which cache block will the memory address 0x01752 map?
Assume a 32-bit address system that uses a paged virtual memory, with a page size of 2 KB, and a PTE (Page Table Entry) size of 1 B. Answer the following questions, assuming a virtual address 0x00030f40 a. What is the virtual page number (VPN) and the offset in binary for the given virtual address? b. How many virtual pages are there in the system?
A system with page size = 8, and memory space of 128, and a process with a request of 29 How many bits for offset? How many bits for page#? How many bits for logical address? How many bits for physical address? How many bits for the frame? A system with page size = 8, and memory space of 128, and a process with a request of 29 How many bits for offset? How many bits for page#? How many bits for logical address? How many bits for physical address? How many bits for the frame?