Write VHDL code for the FSM shown in the Figure below, using the style of code below. DN S1/0 DN S3/0 D DN DN D S2/0 S5/1 DN N D S4/1
Write VHDL code for the FSM shown in the Figure below, using the style of code below. DN S1/0 DN S3/0 D DN DN D S2/0 S5/1 DN N D S4/1
Electricity for Refrigeration, Heating, and Air Conditioning (MindTap Course List)
10th Edition
ISBN:9781337399128
Author:Russell E. Smith
Publisher:Russell E. Smith
Chapter17: Commercial And Industrial Air-conditioning Control Systems
Section: Chapter Questions
Problem 25RQ
Related questions
Question
100%
![Write VHDL code for the FSM shown in the Figure below, using the style of code below.
DN
S1/0
N
DN
S3/0
DN
N
DN
DN
D
S2/0
S5/1
N
D
S4/1](/v2/_next/image?url=https%3A%2F%2Fcontent.bartleby.com%2Fqna-images%2Fquestion%2F7bc3513b-8f03-48ef-b371-8a0feb49c7bb%2F6f0edcf7-f8bb-4983-a137-8508a635f3e3%2Flgmkgbi_processed.jpeg&w=3840&q=75)
Transcribed Image Text:Write VHDL code for the FSM shown in the Figure below, using the style of code below.
DN
S1/0
N
DN
S3/0
DN
N
DN
DN
D
S2/0
S5/1
N
D
S4/1
![1
LIBRARY ieee ;
2
USE ieee.std logic_1164.all;
ENTITY simple IS
PORT ( Clock, Resetn, w
3
4
: IN
STD LOGIC;
: OUT STD_LOGIC ) ;
6.
END simple ;
ARCHITECTURE Behavior OF simple IS
TYPE State_type IS (A, B, C);
SIGNAL y : State_type ;
7
8
10 BEGIN
11
PROCESS ( Resetn, Clock )
12
BEGIN
13
IF Resetn = '0’ THEN
14
y <= A;
ELSIF (Clock’EVENT AND Clock = '1’) THEN
CASE y IS
WHEN A =>
15
16
17
18
IF w = '0' THEN
19
y <= A ;
20
ELSE
y <= B ;
END IF ;
21
22
23
WHEN B =>
IF w = '0' THEN
y <= A ;
ELSE
24
25
26
y <= C;
END IF ;
27
28
29
WHEN C =>
30
IF w = '0' THEN
31
y <= A ;
32
ELSE
y <= C;
END IF ;
33
34
35
END CASE ;
END IF ;
END PROCESS ;
36
37
38
z <= '1' WHEN y = C ELSE '0' ;
39 END Behavior ;](/v2/_next/image?url=https%3A%2F%2Fcontent.bartleby.com%2Fqna-images%2Fquestion%2F7bc3513b-8f03-48ef-b371-8a0feb49c7bb%2F6f0edcf7-f8bb-4983-a137-8508a635f3e3%2F6a5gel6_processed.jpeg&w=3840&q=75)
Transcribed Image Text:1
LIBRARY ieee ;
2
USE ieee.std logic_1164.all;
ENTITY simple IS
PORT ( Clock, Resetn, w
3
4
: IN
STD LOGIC;
: OUT STD_LOGIC ) ;
6.
END simple ;
ARCHITECTURE Behavior OF simple IS
TYPE State_type IS (A, B, C);
SIGNAL y : State_type ;
7
8
10 BEGIN
11
PROCESS ( Resetn, Clock )
12
BEGIN
13
IF Resetn = '0’ THEN
14
y <= A;
ELSIF (Clock’EVENT AND Clock = '1’) THEN
CASE y IS
WHEN A =>
15
16
17
18
IF w = '0' THEN
19
y <= A ;
20
ELSE
y <= B ;
END IF ;
21
22
23
WHEN B =>
IF w = '0' THEN
y <= A ;
ELSE
24
25
26
y <= C;
END IF ;
27
28
29
WHEN C =>
30
IF w = '0' THEN
31
y <= A ;
32
ELSE
y <= C;
END IF ;
33
34
35
END CASE ;
END IF ;
END PROCESS ;
36
37
38
z <= '1' WHEN y = C ELSE '0' ;
39 END Behavior ;
Expert Solution
![](/static/compass_v2/shared-icons/check-mark.png)
This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
This is a popular solution!
Trending now
This is a popular solution!
Step by step
Solved in 4 steps with 4 images
![Blurred answer](/static/compass_v2/solution-images/blurred-answer.jpg)
Knowledge Booster
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.Recommended textbooks for you
![Electricity for Refrigeration, Heating, and Air C…](https://www.bartleby.com/isbn_cover_images/9781337399128/9781337399128_smallCoverImage.gif)
Electricity for Refrigeration, Heating, and Air C…
Mechanical Engineering
ISBN:
9781337399128
Author:
Russell E. Smith
Publisher:
Cengage Learning
![Electricity for Refrigeration, Heating, and Air C…](https://www.bartleby.com/isbn_cover_images/9781337399128/9781337399128_smallCoverImage.gif)
Electricity for Refrigeration, Heating, and Air C…
Mechanical Engineering
ISBN:
9781337399128
Author:
Russell E. Smith
Publisher:
Cengage Learning