5. The Average Memory Access Time equation (AMAT) has three components: hit time, miss rate, and miss penalty. For each of the following cache optimizations, indicate which component of the AMAT equation is improved. a. Using a second-level cache b. Using a direct-mapped cache C. Using a 4-way set-associative cache

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
5. The Average Memory Access Time equation (AMAT) has three components: hit time, miss rate, and
miss penalty. For each of the following cache optimizations, indicate which component of the AMAT
equation is improved.
a. Using a second-level cache
b.
Using a direct-mapped cache
C.
Using a 4-way set-associative cache
d. Using a non-blocking cache (While handling the cache miss, CPU can choose the right instruction
to execute in no hazard by using Out-of-order CPU)
e.
Using larger blocks
6. Assume a CPU has
•
1 memory bus clock to send the address
•
10 memory bus clocks for each DRAM access initiated
1 memory bus clock to send a word of data
a cache block = 8 words.
What is the miss penalty of this CPU in following cases:
a. A one-word-wide bank of DRAMS
b.
A four-word-wide bank of DRAMS
C.
A four-bank, one-word-wide bus of DRAMS
Transcribed Image Text:5. The Average Memory Access Time equation (AMAT) has three components: hit time, miss rate, and miss penalty. For each of the following cache optimizations, indicate which component of the AMAT equation is improved. a. Using a second-level cache b. Using a direct-mapped cache C. Using a 4-way set-associative cache d. Using a non-blocking cache (While handling the cache miss, CPU can choose the right instruction to execute in no hazard by using Out-of-order CPU) e. Using larger blocks 6. Assume a CPU has • 1 memory bus clock to send the address • 10 memory bus clocks for each DRAM access initiated 1 memory bus clock to send a word of data a cache block = 8 words. What is the miss penalty of this CPU in following cases: a. A one-word-wide bank of DRAMS b. A four-word-wide bank of DRAMS C. A four-bank, one-word-wide bus of DRAMS
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY