Homework Help is Here – Start Your Trial Now!
Engineering
Computer Engineering
Add PC Address Instruction Instruction memory Add Data Register # Registers Register # Register # RegWrite Control ALU operation M ALU Address Zero MemWrite Data Data memory MemRead When processor designers consider a possible improvement to the processor datapath, the decision usually depends on the cost/performance trade-off. In the following problems, assume that we are starting with a datapath from Figure 4.2, where I-Mem, Add, Mux, ALU, Regs, D-Mem, and Control blocks have latencies of 4100ps, 110ps, 25ps, 120ps, 200ps, 320ps, and 120ps, respectively, and costs of 1050, 35, 15, 100, 200, 1750, and 550, respectively. Consider the addition of a multiplier to the ALU. This addition will add 250ps to the latency of the ALU and will add a cost of 500 to the ALU. The result will be 7.0% fewer instructions executed since we will no longer need to emulate the MUL instruction. What is the clock cycle time with and without this improvement?

Add PC Address Instruction Instruction memory Add Data Register # Registers Register # Register # RegWrite Control ALU operation M ALU Address Zero MemWrite Data Data memory MemRead When processor designers consider a possible improvement to the processor datapath, the decision usually depends on the cost/performance trade-off. In the following problems, assume that we are starting with a datapath from Figure 4.2, where I-Mem, Add, Mux, ALU, Regs, D-Mem, and Control blocks have latencies of 4100ps, 110ps, 25ps, 120ps, 200ps, 320ps, and 120ps, respectively, and costs of 1050, 35, 15, 100, 200, 1750, and 550, respectively. Consider the addition of a multiplier to the ALU. This addition will add 250ps to the latency of the ALU and will add a cost of 500 to the ALU. The result will be 7.0% fewer instructions executed since we will no longer need to emulate the MUL instruction. What is the clock cycle time with and without this improvement?

Computer Networking: A Top-Down Approach (7th Edition)
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
See similar textbooks
icon
Related questions
Question

Please answer this question: What is the speedup achieved by adding this improvement?

Add PC Address Instruction Instruction memory Add Data Register # Register # Register # RegWrite Registers Control ALU operation Branch ALU Address Zero MemWrite Data Data memory MemRead When processor designers consider a possible improvement to the processor datapath, the decision usually depends on the cost/performance trade-off. In the following problems, assume that we are starting with a datapath from Figure 4.2, where I-Mem, Add, Mux, ALU, Regs, D-Mem, and Control blocks have latencies of 4100ps, 110ps, 25ps, 120ps, 200ps, 320ps, and 120ps, respectively, and costs of 1050, 35, 15, 100, 200, 1750, and 550, respectively. Consider the addition of a multiplier to the ALU. This addition will add 250ps to the latency of the ALU and will add a cost of 500 to the ALU. The result will be 7.0% fewer instructions executed since we will no longer need to emulate the MUL instruction. What is the clock cycle time with and without this improvement?
Transcribed Image Text:Add PC Address Instruction Instruction memory Add Data Register # Register # Register # RegWrite Registers Control ALU operation Branch ALU Address Zero MemWrite Data Data memory MemRead When processor designers consider a possible improvement to the processor datapath, the decision usually depends on the cost/performance trade-off. In the following problems, assume that we are starting with a datapath from Figure 4.2, where I-Mem, Add, Mux, ALU, Regs, D-Mem, and Control blocks have latencies of 4100ps, 110ps, 25ps, 120ps, 200ps, 320ps, and 120ps, respectively, and costs of 1050, 35, 15, 100, 200, 1750, and 550, respectively. Consider the addition of a multiplier to the ALU. This addition will add 250ps to the latency of the ALU and will add a cost of 500 to the ALU. The result will be 7.0% fewer instructions executed since we will no longer need to emulate the MUL instruction. What is the clock cycle time with and without this improvement?
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps

SEE SOLUTIONCheck out a sample Q&A here
Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY
SEE MORE TEXTBOOKS