and R that happen at the gate inputs and the outputs of this circuit until the latch settles down to the new stable state. Also, report the value of Q and Q’ in the new stable state that you observed because of the changes.
Computer Engineering: PLEASE make sure this is right and show ALL information with explanation and each step by step please.
Draw a neat and clear diagram of a basic SR latch. Clearly label all the inputs (S and R) and outputs (Q andQ’). Assume that the output Q of the latch is initially 1 (i.e. Q =1 initially).
Now, assume that an input of S=0 and R=1 is applied to this latch. Clearly show all the value changes due to S and R that happen at the gate inputs and the outputs of this circuit until the latch settles down to the new stable state. Also, report the value of Q and Q’ in the new stable state that you observed because of the changes.
SR latch
I)The SR latch (Set/Reset), which operates independently from control signals, is an asynchronous mechanism which only relates to the status of input of the S and R.
II)In the picture display that an SR lock can be built with the use and out touch loop NOR gates. SR locking from NAND gates can also be achieved, but the inputs are switched and negated. It is also known as an SR latch in this case.
III)When the set line for an SR latch receives a high input, the Q output is high (and Q low).
IV)However the feedback function ensures that even though the S input is again low, the Q output will remain high.
V)This is how the lock is used as a storage unit. In comparison, high input of the reset line corresponds to a low and high Q) Q output and resets the "memory" of a lock efficiently. The latch "latches" if the two inputs are tiny - it stays in its previously fixed or reset state.
VI)However, when both entrances are high at once, there is a problem: at the same time, a high Q and a low Q are generated.
It induces a "race condition" in the circuit – any flip flop that tries to adjust the first input to the other and reaffirm itself. Ideally, the two gates are the same and "metastable"; for an unspecified time the system would be in an unspecified state.
In real life, one door will always prevail, due to production practices, but it is difficult to predict which one system will be from a montage line. The status of S = R = 1 is "illegal" and can hence never be reached
Step by step
Solved in 3 steps with 1 images
