Assume that a switching component such as a transistor can switch in zero time. We propose to construct a disk-shaped computer chip with such a component. The only limitation is the time it takes to send electronic signals from one edge of the chip to the other. Make the simplifying assumption that electronic signals can travel at 300,000 kilometers per second. What is the limitation on the diameter of a round chip so that any computation result can by used anywhere on the chip at a clock rate of 1 GHz? What are the diameter restrictions if the whole chip should operate at 1 THz = 1012 Hz? Is such a chip feasible?

Assume that a switching component such as a transistor can switch in zero time. We propose to construct a disk-shaped computer chip with such a component. The only limitation is the time it takes to send electronic signals from one edge of the chip to the other. Make the simplifying assumption that electronic signals can travel at 300,000 kilometers per second. What is the limitation on the diameter of a round chip so that any computation result can by used anywhere on the chip at a clock rate of 1 GHz? What are the diameter restrictions if the whole chip should operate at 1 THz = 1012 Hz? Is such a chip feasible?

Name: Assume that a switching component such as a transistor can switch in z
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: Assume that a switching component such as a transistor can switch in zero time. We propose to construct a disk-shaped computer chip with such a component. The only limitation is the time it takes to send electronic signals from one edge of the chip t

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

An example of a MISD device is a systolic array, a subset of arrays. Systolic arrays are networks of data processing nodes organized in a wavelike fashion, thus the name. None of these parts need the employment of a program counter since execution is started by the arrival of new data. In a timed systolic array, all of the nodes calculate and communicate in unison, or "lock-step," inside a single clock cycle.
The ENIAC was a decimal machine, where a register was represented by a ring of 10 vacuum tubes. At any time, only one vacuum tube was in the ON state, representing one of the 10 digits. Assuming that ENIAC had the capability to have multiple vacuum tubes in the ON and OFF state simultaneously, Compare how Little’s and Amdahl’s law will work on it?
A MISD machine is an example of a systolic array, a kind of array. Data processing units are organized into a "wavefront" in a systolic array. All of these components do not need the use of a program counter since execution is initiated when new data is received. Lock-step computation is achieved in a clocked-systolic array, where each unit completes its alternating calculation and communication phases in the same clock cycle.
(a) Find the length of each side of a square computer chip with 580 million transistors, if each transistor occupies a square of side 45 nm. (b) Find the number of transistors on a chip of the same size you found in (a) if the transistor size can be reduced to 32 nm on a side.
Consider a CPU that operates with a data transfer rate of 30 Mbytes/s. The data is transferred byte-wise and the CPU has to transfer 30bytes of data, and the size of the Status register is 4 bytes. What is the total time needed to perform the data transfer?
An MISD machine is an example of a systolic array. A systolic array is a data processing pipeline network, or "wavefront." Because execution is started by the arrival of data, none of these pieces need a program counter. Clocked systolic arrays calculate in "lock-step," with each unit performing computation and communication phases in turn.
The unique addresses assigned to the four registers (R11,R12,13,R14) of the I/O interface are equal to the XX3 , XX7 , XXB and XXF in Hex . Where XX is hex digits equal to your roll no . (if student is having roll no 45 than address are 453 ,457 ,45B , 45F in Hex ) .Show the well labeled external circuit that must be connected between and 12-bit I/O address from the CPU and the CS, RSI, and RS0 Inputs of the Interface.
A MISD machine is an example of a certain kind of array called a systolic array. A systolic array is a networked pipeline of data processing units, often known as a "wavefront." None of these parts need the use of a program counter since execution is started when new data is received. In a timed systolic array, every component computes in "lock-step," with each component completing alternating computation and communication stages in a single clock cycle.
Suppose a RISC machine uses overlapping register windows for passing parameters between procedures. The machine has 298 registers. Each register window has 32 registers, of which 10 are global variables and 10 are local variables.Q) How many registers would be available for use by output parameters?
For instance, a systolic array is a kind of array that may be thought of as a MISD device. Systolic arrays are networks of data processing nodes organized in a wavelike fashion, thus the name. None of these parts need the employment of a program counter since execution is started by the arrival of new data. In a timed systolic array, all of the nodes calculate and communicate synchronously, or "in lock-step," with one another.
Consider a paging system with the page table stored in memory.a. If a memory reference takes 400 nanoseconds, how long does a paged memoryreference take?b. If we add TLBs, and 95 percent of all page-table references are found in the TLBs,what is the effective memory reference time? (Assume that finding a page-table entry inthe TLBs takes zero time, if the entry is there.)
In a dynamic random access memory (DRAM) computer chip, each memory cell chiefly consists of a capacitor for charge storage. Each of these cells represents a single binary-bit value of 1 when its 35-fFfcapacitor (1fF=10^−15F) is charged at 1.5 V, or 0 when uncharged at 0 V. A)When it is fully charged, how many excess electrons are on a cell capacitor's negative plate? B) After charge has been placed on a cell capacitor's plate, it slowly "leaks" off (through a variety of mechanisms) at a constant rate of 0.30 fC/s. How long does it take for the potential difference across this capacitor to decrease by 1.0% from its fully charged value? (Because of this leakage effect, the charge on a DRAM capacitor is "refreshed" many times per second.) Express your answer to two significant figures and include the appropriate units.