B5. Design a circuit of 2-bit odd parity generator: to add an extra bit to 2-bit data such that the number of 1's in the data is always odd. Show the following steps in your answer: a. Draw the block diagram. b. What are the Inputs and the output? c. Construct the Truth Table. d. Write the Boolean expression for the output function. e. Build the circuit.

B5. Design a circuit of 2-bit odd parity generator: to add an extra bit to 2-bit data such that the number of 1's in the data is always odd. Show the following steps in your answer: a. Draw the block diagram. b. What are the Inputs and the output? c. Construct the Truth Table. d. Write the Boolean expression for the output function. e. Build the circuit.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 9VE

See similar textbooks

Similar questions

A(n) _____ operation transforms a 0 bit value to 1 and a 1 bit value to 0.
What is the size of my multiplier if I want a maximum output of 6-bits? create a diagram
Build a circuit that takes four bits as input: W, X, Y, Z. Treat WX as a 2-bit unsigned binary number, and treat YZ as a second 2-bit unsigned binary number. Your circuit should generate the output corresponding to the product of WX and YZ. You will need 4 bits of output for this problem.For example, if your input was 1011, your inputs correspond to 2 and 3. That product is 6, so your output will be 0110.Create a truth table for this problem, show all k-maps and minimizations, and build the corresponding (minimized) circuit. Use XOR, XNOR, NAND, and NOR as appropriate if it reduces the number of gates used.
Design a digital circuit that performs the sum of two ASCII-encoded numbers A and B standard in 7 bits. Both operand A and operand B contain two digits, that is, the ones and tens. Each digit is represented individually using ASCII encoding standard in 7 bits. For its part, the result will have 3 digits, that is, units, tens and hundreds, this for avoid overflow. These 3 digits will also be encoded in standard ASCII code in 7 bits. As an additional restriction, the sum of the two operands must be done in natural binary, A and are always psoitive
What is the size of my adder and subtractor if I want a maximum output of 6-bits? DRAW A DIAGRAM !
Design a combinational circuit that uses 4-bit adders and 2-to-1 MUXes. Given two 8-input signed 2s-complement numbers A and B and a binary input signal M, your circuit should produce an 8-bit signed 2s-complement result R, as follows: if (M == 0) R = A + 7; else R = B + 15;
Design a digital circuit that performs the sum of two ASCII-encoded numbers A and B standard in 7 bits. Both operand A and operand B contain two digits, that is, the ones and tens. Each digit is represented individually using ASCII encoding standard in 7 bits. For its part, the result will have 3 digits, that is, units, tens and hundreds, this for avoid overflow. These 3 digits will also be encoded in standard ASCII code in 7 bits
Design a circuit that has two inputs X, and S, where X represents an 8-bit BCD number, S is a sign bit. The circuit has one output Y, which is the Binary representation of the signed-magnitude BCD number. A negative output is represented in the Binary 2’s- complement form. You need to think of two design alternatives. Submission guidelines: 1. You should write a report that at least contains the following sections: 1. Problem definition. 2. Design alternatives : 2.1. Alternative 1 block diagram 2.2. Alternative 2 block diagram 3. Design selection criteria 4. Detailed circuit design of the selected alternative. 5. Verilog modules, and simulation results for all modules, and for the whole circuit of the selected alternative .
Design a circuit that takes three bits, X2, X1, X0 as input and produces one output, F. F is 1 if and only if 2<=X<=5 when X = (X2, X1, X0) is read as an unsigned integer. For example, if X2=1, X1=0, and X0=0, then the unsigned binary value is 100, which is 4, so the output would be 1. Your Assignment For This Problem Includes the Following Design the necessary circuit using Logisim to implement the situation described above. Use Kmaps for simplification. Be VERY careful to get the correct functions for your output before simplifying and designing the circuit with Logisim. You should minimize the circuit. Your circuit should have three inputs and one LED output. All inputs (X2, X1, X0) and output (F) should be labeled (in Logisim, not by hand). Please use these names to indicate the inputs and output so all projects are consistent. You should also include your name as a label on the circuit. Test your circuit to be sure it is working correctly.
Create a table which shows the outputs of the circuit in signed decimal representation when the inputs change from the largest possible number to the smallest number. When the carry is discarded, the result is 4-bit long. Which combination of inputs result in an overflow.
Design 4 bit left/right rotation circuit that specifies the number of bits in the rotation by a 2-bit word Ro_n, and the direction of rotation by a single bit R/L such that R/L = 1 denotes a right rotation and R/L = 0 is a left rotation.
design the following circuits, for 4 bit binary input(0000-1111): ● a circuit that can detect prime numbers ● a circuit that can detect fibonacci numbers ● a circuit that can detect tribonacci numbers ● a circuit to detect catalan numbers between 0-15