Back in the days, main memory modules used to be quite small in size. One such a module was of size 4 MB, which was connected to a processor with a direct mapped cache that could hold 64 KB of data. Both the main memory and cache had a block size of 4 words. a) If both the main memory and the cache were byte addressable, what could have been the minimum size of the physical memory address used for addressing both the main memory and the cache? b) What could have been the size of “tag" for addressing cache? c) Based on you answers to parts a and b, what should have been the total size of the direct mapped cache if each cache block contained an additional valid bit?

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
Back in the days, main memory modules used to be quite small in size. One such a module was of size 4 MB, which was
connected to a processor with a direct mapped cache that could hold 64 KB of data. Both the main memory and cache had
a block size of 4 words.
a) If both the main memory and the cache were byte addressable, what could have been the minimum size of the physical
memory address used for addressing both the main memory and the cache?
b) What could have been the size of “tag" for addressing cache?
c) Based on you answers to parts a and b, what should have been the total size of the direct mapped cache if each cache
block contained an additional valid bit?
Transcribed Image Text:Back in the days, main memory modules used to be quite small in size. One such a module was of size 4 MB, which was connected to a processor with a direct mapped cache that could hold 64 KB of data. Both the main memory and cache had a block size of 4 words. a) If both the main memory and the cache were byte addressable, what could have been the minimum size of the physical memory address used for addressing both the main memory and the cache? b) What could have been the size of “tag" for addressing cache? c) Based on you answers to parts a and b, what should have been the total size of the direct mapped cache if each cache block contained an additional valid bit?
Expert Solution
steps

Step by step

Solved in 2 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY