e access tim ess time of c -1 is thrice th ty from the L ock cycles. T of the system

Systems Architecture
7th Edition
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Stephen D. Burd
Chapter6: System Integration And Performance
Section: Chapter Questions
Problem 6VE
icon
Related questions
Question
In a two-level cache system, the access time of
cache L₁ is 2 cycle and the access time of cache
L2 is 7 cycle. The miss rate of L₁ is thrice the
miss rate of L2. the miss penalty from the L2
cache to main memory is 20 clock cycles. The
average memory access time of the system is 4
cycle. The hit rate of L2 is (correct up to 2
decimal places).
Transcribed Image Text:In a two-level cache system, the access time of cache L₁ is 2 cycle and the access time of cache L2 is 7 cycle. The miss rate of L₁ is thrice the miss rate of L2. the miss penalty from the L2 cache to main memory is 20 clock cycles. The average memory access time of the system is 4 cycle. The hit rate of L2 is (correct up to 2 decimal places).
Expert Solution
steps

Step by step

Solved in 3 steps with 3 images

Blurred answer
Knowledge Booster
Avoiding deadlock
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Systems Architecture
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning