How convert this pseudocode to LEGv8 ARM code? Assume g and h are in registers X19, and X20 respectively: if (g < h) g=g+ h; else h = h * 2 Many books use SUB operator, can I use just CMP to compare g and h? Please, provide detailed explanation of each line in LEGv8

How convert this pseudocode to LEGv8 ARM code? Assume g and h are in registers X19, and X20 respectively: if (g < h) g=g+ h; else h = h * 2 Many books use SUB operator, can I use just CMP to compare g and h? Please, provide detailed explanation of each line in LEGv8

Name: How convert this pseudocode to LEGv8 ARM code? Assume g and h are in r
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: How convert this pseudocode to LEGv8 ARM code? Assume g and h are in registersX19, and X20 respectively:if (g < h) g=g+ h;else h = h * 2Many books use SUB operator, can I use just CMP to compare g and h? Please, provide detailed explanation of

A+ Guide to Hardware (Standalone Book) (MindTap Course List)

9th Edition

ISBN:9781305266452

Author:Jean Andrews

Publisher:Jean Andrews

Chapter4: Supporting Processors And Upgrading Memory

Section: Chapter Questions

Problem 7RB

See similar textbooks

Similar questions

Please convert the following segment of code into LEGv8/ARMv8. Assume g and h are in registers X19 and X20 respectively and explain line by line. if (g < h): g=g+ h; else: h = h * 2
Will Upvote! In the real mode, show the starting and ending address of the segment located by the following segment register values: a. B67FH b. ED9CH c. 23ADH d. D7BEH e. 9AE5H
In the following code, the first printf() reached produces the output “14,” but the second printf() can cause a bus error or a segmentation fault. Why? main(){ int *p;funct(p);printf("%d\n",*p);}funct(int *p2){p2=(int *)malloc(4);*p2=14;printf("%d\n",*p2);}
In the Intel 8086 microprocessor, suppose the register AX contains the data 35AB H. What will be the contents of AX after executing the following programs? Assume that the initial content on the Carry Flag (CF) is one for all the calculations. You MUST clearly show ALL your steps in obtaining your final result for getting full and/or partial credit. Please present your final result in Hexadecimal format. (a) MOV CL,04H SHR AX,CL RET (b) MOV CL,04H RCR AX,CL RET
Question: Show the execution of each line of the given MIPS Code for $s0 = 0xA starting from“Main” till the code reaches “End”.Main: ble $s0, $0, Endsub $a0, $s0, $0Jal FuncJ EndFunc: add $v0, $0, $0Loop: addi $v0, $v0, 1srl $a0, $a0, 1bgt $a0, $0, LoopRet: jr $raEnd:
Write the following in LC3 code: Write a program that compares two values stored at memory locations x30A2 and x30A3. If the value at x30A2 is larger than the value at x30A3 then store the value of 1 in R1, else store the value of 0 in R1.Use PC + offset addressing to load contents of x30A2 into R2 and x30A3 into R3. Repeat the previous using Base + offset (load register). Use the load immediate (LEA) instruction to set up the base (R4) with the address of x30A2
(Assembly) With a switch statement, an example of adjusting the index to deal with the 2 byte addresses is: ASRA No answer is correct BR jTable ASLX
What value will RCX contain after executing the following instructions?mov rcx,1234567800000000hsub ecx,1
please i need help with this question Rewrite the following C code in RISC-V assuming a, b, c and d are all 4-byte ints stored in memory locations 1000, 1004, 1008, 1012 respectively. Note: we do not have jgt (>) as a conditional branch so you will have to figure out how to test a > 0 in some other way. while(a>=b) { if(c<d) c --; else if(a>0) b++; a--; }
In 32-bit mode, aside from the stack pointer(ESP), what other register points to variables on the stack? Name at least four CPU status flags. Which flag is set when the result of an unsigned arithmetic operation is too large to fit into the destination? Which flag is set when the result of a signed arithmetic operation is either too large or too small to fit into the destination? (True/False): When a register operand size is 32 bits and the REX prefix is used, the R8D register is available for programs to use. Which flag is set when an arithmetic or logical operation generates a negative result? Which part of the CPU performs floating-point arithmetic? On a 32-bit processor, how many bits are contained in each floating-point data register? (True/False):The x86-64 instruction set is backward-compatible with the x86 instruction set. (True/False): In current 64-bit chip implementations, all 64 bits are used for addressing. (True/False):The Itanium…
Convert given code to LEGv8 code:int f, g, y //global 64-bit variablesint sum (int a, int b) { // at memory address X0+1000.return (a +b)} int main (void) // at memory address X0 + 800{f=2;g=3;y= sum (f, g);return y;}Convert this code, making valid assumptions about registers and register use. Notethat brackets and global variable declarations are not affecting the addresses of the instructionsin memory.
Q:Answer the following sentence with (True) or (False) and correct the false answer: 1. You can input data of size 16-bit through the fixed port. 2. In the maximum mode, the status signals S₁, S₂ and S3 are controlled by the bus controller. 3. HLDA is an output signal. 4. In 8086, when executing the instruction MOV AL, [SI+100D H] where SI-100AH, Ao=0 and BHE=1 5. When S, is 0, the TF is disabled.