Imagine I had a memory with 256 memory cells arranged in a grid 8 columns wide and 32 rows tall. Further, imagine that I want to fetch the value at memory address 7, so I send the bits 00000111 to the MAR and a "fetch" signal to the Fetch/Store controller via the system bus. Explain the rest of this fetch process. Be specific in terms of what bits will be sent to the decoders and what they will do with those inputs.
Imagine I had a memory with 256 memory cells arranged in a grid 8 columns wide and 32 rows tall. Further, imagine that I want to fetch the value at memory address 7, so I send the bits 00000111 to the MAR and a "fetch" signal to the Fetch/Store controller via the system bus. Explain the rest of this fetch process. Be specific in terms of what bits will be sent to the decoders and what they will do with those inputs.
Chapter4: Processor Technology And Architecture
Section: Chapter Questions
Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...
Related questions
Question
Imagine I had a memory with 256 memory cells arranged in a grid 8 columns wide and 32 rows tall. Further, imagine that I want to fetch the value at memory address 7, so I send the bits 00000111 to the MAR and a "fetch" signal to the Fetch/Store controller via the system bus. Explain the rest of this fetch process. Be specific in terms of what bits will be sent to the decoders and what they will do with those inputs.
Typed answer only
Expert Solution
This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
Step by step
Solved in 2 steps
Knowledge Booster
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.Recommended textbooks for you
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning