Homework Help is Here – Start Your Trial Now!
Engineering
Computer Engineering
OEL There is a 256 byte, 4-way set associative cache where each cache block contains 16 bytes on a processor with 216 are zero). Suppose we are accessing the memory addresses in the order of: addressable bytes of memory. Assume that the cache is initially empty (all valid bits Ox0010, Ox0032, 0×03B8, 0x0035, 0x0027, Ox00AF. a) How many of these address requests are hits/misses? b) What is the hit ratio? c) How many blocks are replaced?

OEL There is a 256 byte, 4-way set associative cache where each cache block contains 16 bytes on a processor with 216 are zero). Suppose we are accessing the memory addresses in the order of: addressable bytes of memory. Assume that the cache is initially empty (all valid bits Ox0010, Ox0032, 0×03B8, 0x0035, 0x0027, Ox00AF. a) How many of these address requests are hits/misses? b) What is the hit ratio? c) How many blocks are replaced?

Computer Networking: A Top-Down Approach (7th Edition)
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
See similar textbooks
icon
Related questions
Question
100%
O5L There is a 256 byte, 4-way set associative cache where each cache block contains 16 bytes on a 16-bit processor with 2*º addressable bytes of memory. Assume that the cache is initially empty (all valid bits are zero). Suppose we are accessing the memory addresses in the order of: Ox0010, Ox0032, 0×03B8, 0x0035, 0x0027, 0×00AF. a) How many of these address requests are hits/misses? b) What is the hit ratio? c) How many blocks are replaced?
Transcribed Image Text:O5L There is a 256 byte, 4-way set associative cache where each cache block contains 16 bytes on a 16-bit processor with 2*º addressable bytes of memory. Assume that the cache is initially empty (all valid bits are zero). Suppose we are accessing the memory addresses in the order of: Ox0010, Ox0032, 0×03B8, 0x0035, 0x0027, 0×00AF. a) How many of these address requests are hits/misses? b) What is the hit ratio? c) How many blocks are replaced?
Expert Solution
steps

Step by step

Solved in 2 steps

SEE SOLUTIONCheck out a sample Q&A here
Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY
SEE MORE TEXTBOOKS