One possible performance multiplication enhancement is to do a shift and add instead of an actual multiplication. Since 9* 6, for example, can be written (2* 2 *2 + 1)* 6, we can calculate 9*6 by shifting 6 to the left 3 times and then adding 6 to that result. Show the best way to calculate 13* 5 using shifts and adds/subtracts. Assume both inputs are 8-bit unsigned integers.

One possible performance multiplication enhancement is to do a shift and add instead of an actual multiplication. Since 9* 6, for example, can be written (2* 2 2 + 1) 6, we can calculate 96 by shifting 6 to the left 3 times and then adding 6 to that result. Show the best way to calculate 13 5 using shifts and adds/subtracts. Assume both inputs are 8-bit unsigned integers.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 7VE

See similar textbooks

Similar questions

You are using an MCU that can add, subtract, and bit-shift but not divide or multiply. Using this MCU you want to find the average value of a given set of numbers. You are given the numbers {2,−43,7,19} in decimal notation. Assume 8-bit registers and 2's complement notation for signed numbers. First devise a scheme how you can find the average of these numbers using only the given operations. (a) What is the result in bits as it is stored in an 8-bit register? (b) What is the corresponding decimal value?
Given a bit array A = [ 0 0 1 1 0 1] on which the operations are workable:i) Can you use OR to change any desired bit of A to 1?ii) Can you use AND to change any desired bit of A to 0?iii) Can you use XOR to invert or toggle any desired bit of A?
Consider the following two operations: (a) PC = PC + 4; (b) PC = PC + offset (offset is a positive or negative multiple of 4).Which of the following statements is true? a In the MIPS architecture, operation (b) is done by performing operation (a) as many times as required. b Operation (a) requires about 1/2 as much hardware to implement as does operation (b) c Operation (a) is simply done by replacing the right-most two bits of PC with 00. d Since (a) is a special case of (b), these two operations require the same hardware to implement.
You are given sixty-four bit integer and a list of bit position p[1] p[2], p[k] for k < 65 generate new sixty-four bit integer that lowest bits are the extracted bits from integer X at input bit positions p. Explain your steps clearly
In this exercise you are to construct an ALU with the following specification: • The ALU takes 3 different 32-bit inputs: A, B, C; and has one 32-bit output: D. • The ALU supports 7 different operations: – A + B (addition) – A - B (subtraction) – MAX(A,B,C) – MIN(A,B,C) – A & B (bitwise AND) – B & C (bitwise AND) – (A + B) & C (addition followed by bitwise AND) To construct this ALU you will follow a modular design. Assume you have an unlimited number of the following gates and combinational circuits at your disposal, but no others: • 2-arity AND gate, • 2-arity OR gate, • NOT gate, • 2-way MUX, • bit-wise AND circuit: it takes two 32-bit inputs and has a 32-bit output which is the bit-wise AND of its inputs. • 32-bit ADDER: it takes two 32-bit inputs, a 1-bit control signal, and has a 32-bit output. If the control signal is 0, the circuit outs the sum of its inputs. If the control signal is 1, the circuit outputs the difference of its inputs. The inputs and outputs are…
Please enter all answers as strings of 0's and 1's. Consider the 64 bit DES block below. 00100000001000010001000000000000000000000000000000000000000000000010000000100001000100000000000000000000000000000000000000000000 Suppose that this is the initial input to DES. What will the block look like after the initial permutation (IP) is applied?If we apply the IP−1−1 transformation to the above, what will the result be?
In a Von Neumann architecture, groups of bits have no intrinsic meanings by themselves. What a bit pattern represents depends entirely on how it is used. The following table shows bit patterns expressed in hexadecimal notation i. 0x000940C2 ii. 0x8C90FFFC Qa)What decimal number does each bit pattern represent if, i.It is a two’s-complement integer? ii.It is an unsigned integer? b) If each bit pattern represents an MIPS instruction, what instruction will be executed? c) What decimal number does each bit pattern represent if it is a floating-point number in IEEE 754 standard?
please answer asap DES: for the 16th round in DES, assume the output of 15th round is LE = 30A6, RE = DE7F, given the function F(RE, K_16) = A2F1. XOR operation is performed bit by bit. please calculate the entire output of 16th round in HEX representation
Assume you have a byte-addressable machine that uses 32-bitintegers and you are storing the hex value 1234 at address 0:1. ◆a) Show how this is stored on a big endian machine.2. ◆b) Show how this is stored on a little endian machine.3. c) If you wanted to increase the hex value to 123456, whichbyte assignment would be more efficient, big or littleendian? Explain your answer
The 8-bit register AR, BR, CR, and DR initially have the following values:AR = 11010110; BR = 11100111; CR = 10110001; DR = 10111010Determine the 8-bit values in each register after the execution of the following sequence of microoperations.AR  AR + BR Add BR + ARCR  CR AND DR, BR  BR + 1 AND DR to CR, Increment BRAR AR - CR Subtract CR from AR
3) The 8-bit register AR, BR, CR, and DR initially have the following values: [5]AR = 11010110; BR = 11100111; CR = 10110001; DR = 10111010Determine the 8-bit values in each register after the execution of the following sequenceof microoperations.AR  AR + BR Add BR + ARCR  CR AND DR, BR  BR + 1 AND DR to CR, Increment BRAR AR - CR Subtract CR from AR
The 8-bit register AR, BR, CR, and DR initially have the following values: [5]AR = 11010110; BR = 11100111; CR = 10110001; DR = 10111010Determine the 8-bit values in each register after the execution of the following sequence of microoperations.AR  AR + BR Add BR + ARCR  CR AND DR, BR  BR + 1 AND DR to CR, Increment BRAR AR - CR Subtract CR from AR