Question 1 For each of the following CPUS, provide: • The maximum value that can be loaded from memory in a single operation (in hex and decimal), and • The maximum addressable memory a. 12-bit address bus, 8-bit data bus b. 18-bit address bus, 16-bit data bus c. 22-bit address bus, 32-bit data bus d. 10-bit address bus, 64-bit data bus

Question 1 For each of the following CPUS, provide: • The maximum value that can be loaded from memory in a single operation (in hex and decimal), and • The maximum addressable memory a. 12-bit address bus, 8-bit data bus b. 18-bit address bus, 16-bit data bus c. 22-bit address bus, 32-bit data bus d. 10-bit address bus, 64-bit data bus

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter3: Data Representation

Section: Chapter Questions

Problem 1RP

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
How does pipelining improve CPU efficiency? What’s the potential effect on pipelining’s efficiency when executing a conditional BRANCH instruction? What techniques can be used to make pipelining more efficient when executing conditional BRANCH instructions?
Most Intel CPUs use the __________, in which each memory address is represented by two integers.
Identify the three elements of a CPU and describe the role of each.
Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses. Program S contains nothing but simple instructions. Program C executes 70% simple instructions and 30% complex instructions. Which processor will execute program S more quickly? Which processor will execute program C more quickly? At what percentage of complex instructions will the performance of the two processors be equal?
Modern 64-bit Processors with 64-bit address buses may access a maximum of 264 bytes of memory. Do you think the need for virtual memory would disappear if sufficient physical memory could be provided in these systems at a reasonable price? Argue your point of view.
We want to build a byte organized main memory of 8 GB for a 32-bit CPU architecture composed ofbyte organized memory modules of 30-bit address and 8-bit data buses each.a) Draw the interface of the main memory by clearly indicating the widths of the buses.b) How many memory modules would be necessary to build the memory system?c) Design the main memory internal organization built out of the above memory modules (usemultiplexers and/or decoders as needed) by clearly indicating the widths of the used bussesd) Can we use this memory system as RAM for the CPU in Problem 1? Explain your answer.
64-bit CPUs with 64-bit address buses can access 264 bytes of memory at a time. Do you think the need for virtual memory would go away if enough physical memory could be added to these systems in a cost-effective way? Say what you think about it.
Suppose the number of available cores in CPUs is doubled every 18 months as technology advances. What is the minimum amount of off-chip memory bandwidth that the CPU of the future will need in order to keep per-core performance at the same level?
Suppose that A 8051 family CPU with 8K bytes on-chip ROM, please give the ROM memory address (6’). Also please give the initial address location and the maximum address location of 8051 family CPU (6’).
Let's say that the number of cores that can be used increases by one with each new generation of CPUs that comes out every 18 months. What percentage of additional off-chip memory bandwidth will be required in three years for a central processing unit to maintain the same level of per-core performance as it does today?
Because of the limitations of having just one memory channel per core, multitasking on an eight-core CPU is challenging. Now, then, how can we fix this issue?