We have two 4-bit registers A, B available, each with the standard “Load" input. When "Load" is at 1, then 4-bit data available on the input of a register is loaded into the register at the next rising clock edge. Assume register A is already loaded with 4-bit data representing an unsigned number. We need to design the data path for the following case: If value stored in register A is 0101 (i.e., decimal 5), then register B should be loaded with the binary value present in A; else, register B should be loaded with binary value 1111 (decimal 15). Your design may include standard logic gates and multiplexers.

We have two 4-bit registers A, B available, each with the standard “Load" input. When "Load" is at 1, then 4-bit data available on the input of a register is loaded into the register at the next rising clock edge. Assume register A is already loaded with 4-bit data representing an unsigned number. We need to design the data path for the following case: If value stored in register A is 0101 (i.e., decimal 5), then register B should be loaded with the binary value present in A; else, register B should be loaded with binary value 1111 (decimal 15). Your design may include standard logic gates and multiplexers.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

We have three 4-bit registers A, B, and C available, each with the standard “Load” input. When “Load” is at 1, then 4-bit data available on the input of a register is loaded into the register at the next rising clock edge. Assume registers A and B are already loaded with 4-bit data representing unsigned numbers. We need to design the data path for the following case:If value stored in register A is an odd number, then register C should be loaded with the sum of values present in A and B registers; else, register C should be loaded with binary value 0000.Your design may include standard logic gates, adders, and multiplexers. PLEASE DRAW THE DIAGRAM WITH EXPLANATION
The following circuit is a pseudo-random number generator which uses linear feedback shift registers to produce a stream of outputs. The XOR tap at index ‘1’ is responsible for generating this sequence of outputs. Fill in the table for the outputs of the 4 registers after each clock cycle. The initial output state is already provided in the first row. You can stop when the output starts to repeat and just say that it is repeating. For a 3-bit LFSR with similar implementation as above, what ‘index’ should the NOR tap be placed at in order to generate the following sequence of outputs for (Q2, Q1, Q0); 000, 100, 001, 110, 001, 110 (Note that there is only one NOR tap in this circuit.
he automation of a light is designed by interfacing it with the output port having the address 01H of 8085 microprocessor unit (MPU). For this purpose, with the help of assembly language program load the bit pattern 91 H, in register-B and 87H in register-C of MPU. Mask all the bits except D, from registers B and C. If bit Do at logic 1 in both registers, turn on the light connected to D. position of the output port 01H; otherwise, turn off the light.
Suppose the register %rax contains 0x100, and the register %rbx contains 0x10. What value is stored in %rcx as a result of movq 2(%rax,%rbx,4), %rcx?
1. Suppose that four different four-bit numbers are to be taken from memory and added by the circuit discussed in class. How many CLEAR pulses will be needed? How many TRANSFER pulses? How many LOAD pulses? 2. Determine the contents of the A register after the following sequence of operations: [A] = 0000, [0110] -> [B], [S] -> [A], [1110] -> [B], [S] -> [A]. 3. Determine the contents of the A registers after the following sequence of operations: [A] = 0000, [0100] -> [B], [S] -> [A], [1011] -> [B], [S] -> [A].
Consider the following register transfer statements for two 4-bit registers R1 and R2. xT: R1← R1+ R2 x' T: R1 ← R2 Every time that variable T = 1, either the content of R2 is added to the content of Rl if x = 1, or the content of R2 is transferred to R1 if x = 0. Draw a diagram showing the hardware implementation of the two statements. Use block diagrams for the two 4-bit registers, a 4-bit adder, and a quadruple 2-to-1-llne multiplexer that selects the inputs to R l . In the diagram, show how the control variables x and T select the inputs of the multiplexer and the load input of register R1.
Question 2 Given, In_clk : timing for data to be written write : write control signal Data_in : 8 bit data to be stored Address : 4 bit address location Out_clk : timing for data to be read read : read control signal Data_out : 8 bit data to be read Simulate the RAM using the following timing parameters: End time : 1.0 ms Grid size : 50.0 us In_clk : count every 5.0 us Out_clk : count every 20.0 us You are required to provide VHDL codes in Altera Quartus II.
You are given snapshots of the MIPS pipeline from two successive cycles. For each figure, fill in all the relevant information in each stage, corresponding to the instruction in that stage at that cycle. Remember to specify clearly how control signals are set. Assume $x contains x * 100 (e.g. $1 contains 100). MIPS instructions used: add rd, rs, rt rd = rs + rt or rd, rs, rt rd = rs or rt lw rt, I(rs) rt = Mem[rs + I] (load word) sw rt, I(rs) Mem[rs + I] = rt (store word)
For the problems in this exercise, assume that there are no pipeline stalls and that the breakdown of executed instructions is as follows: add addi not beq lw sw 20% 20% 0% 25% 25% 10% In what fraction of all cycles is the data memory used?In what fraction of all cycles is the input of the sign-extend circuit needed? What is this circuit doing in cycles in which its input is not needed?
The outputs of four registers, A, B, C, D, H, L are connected through 8:1 line multiplexer to the input of a fifth register, X. Each register is 16 bits long. The required transfers are dictated by four timing variables, T0 through T3 as follows: T0 : X←A T1 : X←B T2 : X←C T3 : X←D The timing variables are mutually exclusive, which means that only one variable is equal to 1 at any given time, while the others are equal to 0. Draw a block diagram showing the hardware implementation of the register transfers. Include the connections necessary from the four timing variables to the selection inputs of the multiplexers and to the load input of register X.
Consider the following MIPS loop:Loop: slt $t2, $0, $t1beq $t2, $0, Donesubi $t1, $t1, 1addi $s2, $s2, 4j LoopDone:a) Assume that the register $t1 is initialized to the value 6. What is the value in register $s2assuming $s2 is initially zero?b) For each of the loops above, write the equivalent C code routine. Assume that the register$s1, $s2, $t1, and $t2 are integers a, b, i, and temp, respectively. c) For the loops written in MIPS assembly above, assume that the register $t1 is initializedto the value 9. How many MIPS instructions are executed?
What would occur if an instruction were to be disregarded? A software-managed TLB is speedier than a hardware-managed TLB in the following situations: