1. For the Intel 8086 microprocessor interface diagram below chose the suitable ICs to be connected in the three blocks, write the selected IC Name in each block. Draw the generated read and write control signals +Vcc 8282 8-bit latch 04 Vcc ₁2 18 00₂ 03 1800, Di 1700₂ . 7 HOH ORY 5. GNO 10 16 DO₂ DO 15 14 100% 13 00% 12 007 STB YO Y1 Y2 B 74LS138 Y3 3-8 Decoder Y4 Y5 Y6 Y7 G2A G2B G1 i P CLK READY RESET 8086 CPU 10 GND MN/MX 8205 3-8 DEC G&G A1 A16 AD15-ADO ALE BHE Oro O 0:0 00 00 0:0 0₁0 00 DEN DT/R MIO WR 8286 8-bit transceiver 74LS245 8bit RD HOLD HLDA INTR INTA STB X1 Bidirectional buffer 19 GND X₂ 1841₁ 8284A Clock Generator P. 18 16 715 94 IDD Q CLK 74LS373 8bit latch 2D 3D 4D SD 6D 7D SD BHE Address Bus 10 20 30 40 50 Enable output control Data Bus 60

Electric Motor Control
10th Edition
ISBN:9781133702818
Author:Herman
Publisher:Herman
Chapter22: Sequence Control
Section: Chapter Questions
Problem 6SQ: Draw a symbol for a solid-state logic element AND.
icon
Related questions
Question
1. For the Intel 8086 microprocessor interface diagram below chose the suitable
ICs to be connected in the three blocks, write the selected IC Name in each
block. Draw the generated read and write control signals
+Vcc
8282 8-bit latch
Dig
DI₁2
0₂¹
Di
DIA
Dis
D7
20 VCC
15 000
18001
1700₂
1600₂
15 DO
14
005
1300
Oly
JE
12 007
GND 10 11 STB
с
0
8282
YO
Y1
A
Y2
B 74LS138 Y3
JaGIWNI8
3-8 Decoder Y4
Y5
Y6
7
Y7
G2A G2B G1
99
CLK
READY
RESET
2222222
20
A2
A1
An
11
MN/MX
8086 CPU
10
GND
8286 8-bit transceiver
A1g-A16
AD15-ADO
& & E
19
11,1
H-17
8. 16
B, 15
ALE
BHE
070-
00
8205 00-
3-8 DEC
040-
DEN
DT/R
HOLD
HLDA
INTR
INTA
00-
020-
010-
O 0
MIO
WR
RD
DIR
STB
74LS245 8bit
Bidirectional buffer
X1
10
X2
DE
8284A
Clock
Generator
GND
₁18
B₂ 17
B 16
15
14
By 12
11
IDD
2D
3D
4D
SD
6D
7D
8D
74LS373 8bit latch
CLK
BHE
Address
Bus
G
OC
Enable output
control
10
20
30
40
50
Data
Bus
60
70
30
Transcribed Image Text:1. For the Intel 8086 microprocessor interface diagram below chose the suitable ICs to be connected in the three blocks, write the selected IC Name in each block. Draw the generated read and write control signals +Vcc 8282 8-bit latch Dig DI₁2 0₂¹ Di DIA Dis D7 20 VCC 15 000 18001 1700₂ 1600₂ 15 DO 14 005 1300 Oly JE 12 007 GND 10 11 STB с 0 8282 YO Y1 A Y2 B 74LS138 Y3 JaGIWNI8 3-8 Decoder Y4 Y5 Y6 7 Y7 G2A G2B G1 99 CLK READY RESET 2222222 20 A2 A1 An 11 MN/MX 8086 CPU 10 GND 8286 8-bit transceiver A1g-A16 AD15-ADO & & E 19 11,1 H-17 8. 16 B, 15 ALE BHE 070- 00 8205 00- 3-8 DEC 040- DEN DT/R HOLD HLDA INTR INTA 00- 020- 010- O 0 MIO WR RD DIR STB 74LS245 8bit Bidirectional buffer X1 10 X2 DE 8284A Clock Generator GND ₁18 B₂ 17 B 16 15 14 By 12 11 IDD 2D 3D 4D SD 6D 7D 8D 74LS373 8bit latch CLK BHE Address Bus G OC Enable output control 10 20 30 40 50 Data Bus 60 70 30
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps with 1 images

Blurred answer
Knowledge Booster
Logic Gate and Its Application
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Electric Motor Control
Electric Motor Control
Electrical Engineering
ISBN:
9781133702818
Author:
Herman
Publisher:
CENGAGE L