1. In Von-neuman archticture the RAM and program memory have --------- bit width. 2. PIC16F87X family has a ---------bit program counter, Capable of addressing an program memory. 3. PIC16F877A has a- -Input/Output ports. 4. For 8086 MP, the instruction That rotates bits of byte or word left, by count- 5. If a register file contain Elh, and has an address 02Fh, then FSR is equal to --------, and INDF is equal to 6. The 8086 MP is a-------- bit microprocessor, and it has up ----------- memory locations, it can support up to........ 7. The instruction used to rotate "f" left through carry in PIC16F877A is --------... -----bit address bus can access -I/O ports.

1. In Von-neuman archticture the RAM and program memory have --------- bit width. 2. PIC16F87X family has a ---------bit program counter, Capable of addressing an program memory. 3. PIC16F877A has a- -Input/Output ports. 4. For 8086 MP, the instruction That rotates bits of byte or word left, by count- 5. If a register file contain Elh, and has an address 02Fh, then FSR is equal to --------, and INDF is equal to 6. The 8086 MP is a-------- bit microprocessor, and it has up ----------- memory locations, it can support up to........ 7. The instruction used to rotate "f" left through carry in PIC16F877A is --------... -----bit address bus can access -I/O ports.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
in 80886 microprocessor Suppose that. DS = 0200H, BX = 0300H, and DI-400H Determine the memory address accessed by each of the following instructions, assuming real mode operation: (1) MOV AL,[1234H] (2) MOV AX,[BX] (3) MOV [DI]AL
1) For a Pentium II descriptor that contains a base address of 0004B100H, a limit of 00FFFH, and G = 1, what starting and ending locations are addressed by this descriptor? 2) Code a descriptor that describes a memory segment that begins at location 0005CF00h and ends at location 00060EFFh. The memory segment is a data segment that grows upward in the memory system and can be written. The segment has a user level privilege (lowest) and has not been accessed. The descriptor is for an 80386 microprocessor.
The register content for an Intel 8086 microprocessor is as follows:CS = 1000H, DS = 2000H, SS = 5000H, SI = 2000H, DI = 4000HBX = 6783H, BP = 7000H, AX = 29FFH, CX = 8793H, DX = A297HCalculate the physical address of the memory where the operand is stored and the contents of the memory locations in each of the addresses shown below: a) MOV [SI], ALb) MOV [DI+6H], BXc) MOV [SI+BX–11], AXd) MOV [DI][BX]+28H, CXe) MOV [BP][SI]+17, DX
Assume that the state of 8088’s registers(in photos) and memory just prior to execution of eachinstruction follows: (b) SHL BYTE PTR [0400H], CL d) SHR BYTE PTR [DI+BX], CL (f) SAR WORD PTR [BX] [DI]+10H, CL
Que. In intel’s IA-32 architecture there is a separate 16 bit address space for the I/O devices. i) False ii) True
The 8086 was ___________than/as the 8088 in communication speed with the other computer components. (faster, slower, similar) The Execution Unit of 8086 consists of __________, ___________________, ________________, and________________. (x x x x x x x x)2 i.e. unsigned byte-sized data type can be used to represent decimal numbers in the range 0 through _________. In signed data type, a ___________ in the position of sign bit (MSB) identifies a positive number; while a 1 (one) identifies a __________ number. The data bus (externally) in 8088 is _________ bits & in 8086 is __________bits. ___________, and ____________, are the two different functional units in 8086. The address bus width of 256 KB of memory is ----------------. The first Intel microprocessor was introduced in the year ------------. The address bus having 33 address lines can address memory of ----------------. Word = _______bits, byte =_______ bits, doubleword =_________bits, nibble=________bits. Binary…
A large endian byte addressed memory system with eight distinct memory modules is included in a computer system. Each memory module has 134217728 cells and is 32 bits wide. a) What is the 32-bit memory address of cell 1048578 in module 3 if the memory uses high order interleaving? b) What is the 32-bit memory address of byte 1048575 inside module 2 if the memory uses high order interleaving? c) What is the 32-bit memory address of cell 511 inside module 1 if the high order interleaved memory utilises little endian storage order instead of big endian storage order?
In the diagram below, the chip on the right hand side, the 74HCT138, is provided with address information from the microprocessor and then activates one of its output lines to select a memory bank. The 74HCT138 is A multiplexer A demultiplexer An encoder A decoder A comparator
Additionally, examine the pin arrangement of the 8086 microprocessor. What pin is utilized in the lowest and maximum modes, and why?
1) In a computer with 64 bit data bus, 8 number of 8 bit wide memory component is used a True b False 2) When the processor has completed the instruction in M3, where is 9? a) in m2 and the register 2 b) in m1 and the instruction pointer C) only in the accumulator d) in m5 and the accumulator.
Discuss the advantages of Byte-wise Memory access in 8086. Explain themechanism of accessing a Word of ODD address (Ex accessing the word in memory address 327-328)