Q6 (20%) Some RISC-V assembly instructions are shown below. Assume that the variablesf,g are assigned to registers x5, x6, respectively. Assume that the base address of thearrays A and B are in registers x10 and x11, respectively.slli x30, x5, 2 // x30 = f*4add x30, х10, х30 // x30slli x31, x6, 2 // x31&A[f]g* 4&B[g]add x31, х11, х31 // x31 %3Dlw x5, 0 (x30) // x5 =addi x12, х30, 4A[f]lw x30, 0 (x12)add x30, х30, х5sw x30, 0 (x31)1. What's the meaning of the last four instructions.2. What is corresponding C statement?

check further steps for the answer :

(20%) Some RISC-V assembly instructions are shown below. Assume that the variables f,g are assigned to registers x5, x6, respectively. Assume that the base address of the arrays A and B are in registers x10 and x11, respectively. slli x30, x5, 2 // x30 = f* 4 add x30, x10, x30 // x30 slli x31, x6, 2 // x31 = &A[f] g*4 &B[g] add x31, x11, x31 // x31 = lw x5, 0 (x30) // x5 = addi x12, x30, 4 A[f] lw x30, 0 (x12) add x30, х30, х5 sw x30, 0 (x31)

(20%) Some RISC-V assembly instructions are shown below. Assume that the variables f,g are assigned to registers x5, x6, respectively. Assume that the base address of the arrays A and B are in registers x10 and x11, respectively. slli x30, x5, 2 // x30 = f* 4 add x30, x10, x30 // x30 slli x31, x6, 2 // x31 = &A[f] g*4 &B[g] add x31, x11, x31 // x31 = lw x5, 0 (x30) // x5 = addi x12, x30, 4 A[f] lw x30, 0 (x12) add x30, х30, х5 sw x30, 0 (x31)

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

(e) Instruction(s) to copy contents at one memory location to another: C[g] =A[i+j-3). Assume i, j,g values are in registers x5, x6, x7. Assume base address in memory of Array data structures 'A, B' (or address in memory of 'A[O]' and 'B[O]') are stored in Registers x28, 29• In RISCV, only load and store instructions access memory locations • These instructions must follow a 'format' to access memory • Assume a 32 bit machine in all problems unless asked to assume otherwise
branch instructions -> machine language translationThe following programme gives an example of how to calculate the branch offsets in a programme once the process for computing the branch offsets for the branch instructions has been described. Because the final two bits of the address will be dropped in this case, the branch offsets may be calculated by simply adding or subtracting line numbers. In contrast to "the $pc contains the address of line," which would be erroneous, the text will thus read "the $pc points to line," which is accurate.
80/20 rule states that 80% of the instruction ios executed and 20% of the instruction is generated is it true?
Translate trhe following C code to MIPS. Assume that the variables f, g, h, i, and j are assigned to registers $s0, $s1, $s2, $s3, $s4, respectively. Assume that the base address of the arrays A and B are in registers $s6 and $s7, respectively. Assume that the elements of the arrays A and B are 4-byte words: B[8]= A[i] + A[j];
Assembly a) Translate the following loop into C. Assume that the C-level integer i is held in register X10. X0 holds the C-level integer called result, and X1 holds the base address of the integer MemArray. (see the figure) b) Describe the typical process of calling a procedure and what you need to consider. c) What addressing mode is used when implementing arrays in C. d) What addressing mode is used with branch instructions .
solve using assembly language x86 processors and compatibles Write a program that prompts the user for the radius of a circle. Calculate and display the circle'sarea. Use the ReadFloat and WriteFloat procedures from the Irvine32 library. Use the FLDPIinstruction to load pi (7) onto the register stack. Also, draw out the floating point stack after eachfloat instruction used.
Assume AL=35h; CL=05. Write the content of AL after RCR AL, CL - showing the calculation steps. Assume a CLC instruction before this RCR instruction.
DO any part if do able A Instruction Set Architecture A.1 Instruction set We present a list of instructions typical of a RISC (reduced instruction set computer) machine. In data-movement and control instructions, the addresses may be immediate #X, direct (memory) M, indirect (memory) [M], register r, or register indirect [r] addresses. Data-processing instructions use immediate or register addressing. PC is the programme counter and a <- b indicates that the value of b is placed in a. LOAD a, b a <- b STOR a, b a <- b ADD a, b, c a <- b + c ASH a, b, c a <- (b >>[s] c) LSH a, b, c a <- (b >>[u] c) BR a PC <- a SUB a, b, c a <- b - c BEQ a, b, c PC <- a if b = c MUL a, b, c a <- b * c BNE a, b, c PC <- a if not b = c DIV a, b, c a <-…
1. The following instruction is executed. Assume that before execution, register R12 contains 0xA0, R15 initially contains 0x61, and the flags are ZF=0, SF=1, and CF=1. 0x indicates hexadecimal; do not include a 0x with your answer. Instruction: CMP R12, R15 After execution, register R12 contains ________(in Hex) and the flags will be ZF=_____, SF=_____ and CF=_______ 2. The following instruction is executed. Assume that before execution, register R13 contains 0x74, R11 initially contains 0x59, and the flags are ZF=0, SF=0, and CF=0. 0x indicates hexadecimal; do not include a 0x with your answer. Instruction: CMP R13,R11 After execution, register R13 contains ________(in Hex) and the flags will be ZF=_______, SF=_______ and CF=______ 3. Assume that before the instruction is executed, the flags are CF=0, ZF=0 and SF=0 and the Registers have the values AL=0x35, BL=0x0F CL=0x25 and DL=0x78. What are the values of the flags after the instruction ADD AL,0x90 executes? CF = __________, ZF…
3. For the following C statement, write the corresponding MIPS assembly code. Assume that the variables f, g, h, i, and j are assigned to registers $s0, $s1, $s2, $s3, and $s4, respectively. Assume that the base address of the arrays A and B are in registers $s6 and $s7, respectively. B[i-j] = A[8]; 4.Translate the following C code to MIPS. Assume that the variables, f,g. h, i, and j are assigned to registers $s0, $s1, $s2, $s3, $s4, and $s4, respectively. Assume that the base address of A and B are in registers $s6 and $s7, respectively. Assume that the elements of the arrays A and B are 8-byte words: B[8] = A[i] + A[j]; 5.For the MIPS assembly instructions below, what is the corresponding C statement? Assume that the variables f, g, h, i, and j are assigned to registers $s0, $s1, $s2, $s3, and $s4, respectively. Assume that the base address of the arrays A and B are in registers $s6 and $s7, respectively. You must add line comments to ALL uncommented 4 lines. sll $t0, $s0, 2 #…
2. For the following C statement, what is the corresponding MIPS assembly code? Assume that the C variables a, b, and c, have already been placed in registers $s0, $s1, $s2, respectively. Use a minimal number of MIPS assembly instructions. a = b + (c − 5); 3. For the following C statement, write the corresponding MIPS assembly code. Assume that the variables f, g, h, i, and j are assigned to registers $s0, $s1, $s2, $s3, and $s4, respectively. Assume that the base address of the arrays A and B are in registers $s6 and $s7, respectively. B[i-j] = A[8]; 4.Translate the following C code to MIPS. Assume that the variables, f,g. h, i, and j are assigned to registers $s0, $s1, $s2, $s3, $s4, and $s4, respectively. Assume that the base address of A and B are in registers $s6 and $s7, respectively. Assume that the elements of the arrays A and B are 8-byte words: B[8] = A[i] + A[j]; 5.For the MIPS assembly instructions below, what is the corresponding C statement? Assume that the…
I 1:If the hexadecimal value 0xF0A2 is a two’s complement, halfword value, what would it be in base ten. A.28,836 B.61,602 C.-28,836 D.-3,934 E.3,934 2:Choose the best statement describing the difference between the instruction is 32 bits wide and the instruction can process a 32-bit data. A. The instruction can process a 32-bit data means the instruction can do operation for many types of data bit length. B. The instruction is 32 bits wide means it can manipulate 32-bit data only. C. No different between both statements. D. The instruction is 32 bits wide means two memory locations are needed to store the instruction. E. The instruction is 32 bits wide means the instructions when it is converted to machine code, its length (size) is 32 bits.