A DMA controller transfers 32-bit words to memory using cycle stealing. The words are assembled from a device that transmits characters at a rate of 4800 characters per second. The CPU is fetching and executing instructions at an average rate of one million instructions per second. By how much will the CPU be slowed down because of the DMA transfer?

A DMA controller transfers 32-bit words to memory using cycle stealing. The words are assembled from a device that transmits characters at a rate of 4800 characters per second. The CPU is fetching and executing instructions at an average rate of one million instructions per second. By how much will the CPU be slowed down because of the DMA transfer?

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter6: System Integration And Performance

Section: Chapter Questions

Problem 28VE

See similar textbooks

Similar questions

A DMA module is transferring characters to main memory from an external device transmitting at 9600 bits per second (bps). The processor can fetch instructions at the rate of 1 million instructions per second. By how much will the processor be slowed down due to the DMA activity?
DMA transfers 8 bits in 1 CPU cycle at regular intervals. For a 2 Mhz processor, if CPU uses 0.6% processor cycles for DMA, determine the data transfer rate in bits per second.
A DMA module is transferring characters to memory using cycle stealing, from a device transmitting at 9600 bps. The processor is fetching instructions at the rate of 1 million instructions per second(1 MIPS). By how much will the processor be slowed down to the DMA activity?
A DMA module is transferring data to memory using cycle stealing from a device that transmits data at rate of 19,200 bits per second. The speed of the CPU is 3 MIPS. By how much would the DMA module affect the performance of the CPU (Assume 8 bits per char or byte).
If an address bus has to be able to address eight different devices, how many conductors will it need to have? What happens if each of those devices also has to be able to connect with the device that controls the inputs and outputs?
What is the data rate if a peripheral bus operates at 12 gigatransfers per second and if there are 64 bits per transfer?
Computer Science Suppose, a control register of 8155 PPI has an address of 1Fh. If following instructions areexecuted in an 8085 microprocessor system, then derive the all the port functionalities (i.e.,including pins) of the 8155 PPI.MVI A, ABhOUT 1Fh
How many conductors are necessary for an address bus to have if it has to be able to address eight different devices? What happens if every single one of those components also has to be able to communicate with the I/O control device?
A generic DMA controller consists of the following components:1. Address generator2. Address bus interface3. Data bus interface4. Bus requestor5. Interrupt signal circuits6. Local peripheral controllerThe local peripheral controller is the circuitry that the DMA uses to select among the peripherals connected to it. This circuit is activated right after the bus is requested. What is the purpose of each of the other components listed above, and when are they active
Imagine I had a memory with 256 memory cells arranged in a grid 8 columns wide and 32 rows tall. Further, imagine that I want to fetch the value at memory address 7, so I send the bits 00000111 to the MAR and a "fetch" signal to the Fetch/Store controller via the system bus. Explain the rest of this fetch process. Be specific in terms of what bits will be sent to the decoders and what they will do with those inputs. Typed answer only
If an address bus needs to be able to address eight devices, how many conductors are required? What if each of those components needs to be able to talk to the I/O control device as well?
Assume that a RISC processor executes each instruction in 2 microseconds and that a 1/O device can only wait for an interrupt to be serviced for 1 millisecond before it is serviced. The number of instructions that may be executed when interruptions are deactivated is restricted.