A new PIC18 has been developed with a program memory of 32 MB. What should be the length (number of bits) of the program counter (PC) of that PIC18? How many different program memory locations can be addressed by the new PIC18? o a. PC is 25 bits and is able to address 32000000 different locations o b. PC is 25 bits and is able to address 33554432 different locations O C. PC is 21 bits and is able to address 32000000 different locations o d. PC is 21 bits and is able to address 33554432 different locations

A new PIC18 has been developed with a program memory of 32 MB. What should be the length (number of bits) of the program counter (PC) of that PIC18? How many different program memory locations can be addressed by the new PIC18? o a. PC is 25 bits and is able to address 32000000 different locations o b. PC is 25 bits and is able to address 33554432 different locations O C. PC is 21 bits and is able to address 32000000 different locations o d. PC is 21 bits and is able to address 33554432 different locations

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Most Intel CPUs use the __________, in which each memory address is represented by two integers.
1) For a Pentium II descriptor that contains a base address of 0004B100H, a limit of 00FFFH, and G = 1, what starting and ending locations are addressed by this descriptor? 2) Code a descriptor that describes a memory segment that begins at location 0005CF00h and ends at location 00060EFFh. The memory segment is a data segment that grows upward in the memory system and can be written. The segment has a user level privilege (lowest) and has not been accessed. The descriptor is for an 80386 microprocessor.
To the best of your ability, calculate the minimal number of bits required in the MAR for each of the following memory sizes. What is the real number of memory cells in a 640 KB memory unit that is claimed to have 640 KB? What do you think about 512 MB of RAM? What do you think about 2 GB of RAM? Explain the role that read-only memory (ROM) plays in the architecture of a computer system and why it is used. What kind of information is stored in read-only memory (ROM), and how does that information get into the memory in the first place?
Imagine that you have been given the responsibility of illustrating the manner in which the Memory Module, the I/O Module, and the CPU Module are all coupled with one another as well as the rest of the computer. Do you think it is necessary for you to emphasise the relevance of this message in the appropriate manner?
Assume that a personal computer must get FIVE pieces of data from itsmemory for every operation (one piece of data indicates Which instructionto perform: the other is the intormation which is operated on). If thecomputer is the size of a typical PC. how long does it take to get these pieceof data? From this, what is the maximum rate at which the PC can executeuctions?
Assume that the state of the 8088’s registers and memory just prior to the executionof each instruction in problem 15 is as follows: * in photos*What result is produced in the destination operand by executing instructions (a)through (k)? *only h through k* (h) MUL DX(i) IMUL BYTE PTR [BX+SI](j) DIV BYTE PTR [SI]+0030H(k) IDIV BYTE PTR [BX][SI]+0030H
Problem Given the following memory values and a one-address machine with an accumulator, what values do the following instructions load into the accumulator? Word 20 contains 40. Word 30 contains 50. Word 40 contains 60. Word 50 contains 70. LOAD IMMEDIATE 20 LOAD DIRECT 20 LOAD INDIRECT 20 LOAD IMMEDIATE 30 LOAD DIRECT 30 LOAD INDIRECT 30
b. How many bits are required to address a 4M × 16 main memory if main memory is byte-addressable?c. How many bits are required to address a 1M × 8 main memory if main memory is byte-addressable?
Suppose that the execution time of a given program on a single processor is 9.5 ms. If you run this program on a system having 18 independent processors, you observe an overall speedup of 1.1. Using Amdahl’s Law, what must have been the fraction of the program that could be executed in parallel? (Express the answer in decimal form, i.e., if 50% of the program can be enhanced, enter 0.5. Round to three decimal places)
Imagine that you have been tasked with the task of depicting how the Memory Module, the I/O Module, and the CPU Module are all connected with one another as well as the rest of the computer. Do you believe that it is essential for you to emphasise the significance of this message in the right way?
A digital computer has a memory unit with 24 bits per word. The instruction set consists of 150 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word ofmemory.a. How many bits are needed for the opcode?b. How many bits are left for the address part of the instruction?c. What is the maximum allowable size for memory?d. What is the largest unsigned binary number that can be accommodated in one word of memory?
On a uniprocessor, portion A of program P consumes 24 seconds, while portion B consumes 822 seconds. On a parallel computer, moderately serial portion A speeds up 4 times, while perfectly parallel portion B speeds up by the number of processors. 1- What is the speedup of program P on 1,024 processors? _______ times 2- How many processors are required to achieve at least half the theoretical maximum possible speedup on P?