A system bus is used to carry data between two or more components of the system. Since an 8-bit processor has only 8 data bits and cannot be connected directly to each and individual Input / Output (I/O) device. Use the strategies discussed in the class to connect at least five devices of your choice to the processor

A system bus is used to carry data between two or more components of the system. Since an 8-bit processor has only 8 data bits and cannot be connected directly to each and individual Input / Output (I/O) device. Use the strategies discussed in the class to connect at least five devices of your choice to the processor

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter8: Data And Network Communication Technology

Section: Chapter Questions

Problem 11RQ

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses. Program S contains nothing but simple instructions. Program C executes 70% simple instructions and 30% complex instructions. Which processor will execute program S more quickly? Which processor will execute program C more quickly? At what percentage of complex instructions will the performance of the two processors be equal?
In terms of data transit, it is vital to comprehend how the length or width of a bus influences or affects computer system architecture. Provide proof to back your claims.
Consider an I/O bus that can transfer 6 bytes of data in one bus cycle.Suppose that a designer is considering to attach the following two components to this bus. Hard drive with a transfer rate of 100 M bytes/sec Video card with a transfer rate of 128 M bytes/sec What will be the implications?(The maximum frequency of the bus is 30 MHz)
Should we use a synchronous or asynchronous bus to connect the central processing unit and the random access memory? Why doesn't this work better? Please explain your reasoning.