# An odd-parity circuit with 2n2n inputs can be built with 2n−12n−1 XOR gates. Describe two different structures for this circuit, one of which gives a minimum worst-case input to output propagation delay and the other of which gives a maximum. For each structure, state the worst-case number of XOR-gate delays, and describe a situation where that structure might be preferred over the other.

Question
19 views

An odd-parity circuit with 2n2n inputs can be built with 2n−12n−1 XOR gates. Describe two different structures for this circuit, one of which gives a minimum worst-case input to output propagation delay and the other of which gives a maximum. For each structure, state the worst-case number of XOR-gate delays, and describe a situation where that structure might be preferred over the other.

check_circle

Step 1

There are two different structures of the odd parity circuit. The maximum delay case is designed in the following manner. Here, maximum delay is obtained because when the two signals meet at the last gate then only the final result is obtained. For such configuration the propagation delay is given as 2n-2 XOR gates.

Step 2

The other circuit is which provides minimum delay. All the signals are simultaneously appl...

### Want to see the full answer?

See Solution

#### Want to see this answer and more?

Solutions are written by subject experts who are available 24/7. Questions are typically answered within 1 hour.*

See Solution
*Response times may vary by subject and question.
Tagged in 