(B)- Choose the correct answer for the following questions (Choose FIVE Only)1. Assume AL register 7FH, it would become.. after executed NEG AL instruction.a. 8FHb. 18Hс. 81H2. The unknown value for ????:BO00H=25000H physical address is.......а. 001А H3. A microprocessor has... . address busb. 1A00Hс. 100АНa. unidirectionalb. bi-directionalс. Both4. Instruction queue allows up toof instruction code to be pre-fetched........a. 16 bitsb. 6 bytesc. 6 bits5. To activate the address bus or data bus in ADo-AD15 signal the .. should be either logi1 or 0.a. MN /MXb. RDc. ALE6. According to Moor's Law.. .a. number of transistors onb. number of transistors onc. number of transistors onan integrated circuitan integrated circuit tripled an integrated circuit notdoubles every two yearsevery two yearschange.

1) Ans:- Option c Assume AL register 7FH, it would become 81H after executed NEG AL instruction. 2)…

(B)- Choose the correct answer for the following questions (Choose FIVE Only) 1. Assume AL register 7FH, it would become... after executed NEG AL instruction. a. 8FH b. 18H c. 81H 2. The unknown value for ????:B000H=25000H physical address is a. 001A H b. 1A00H с. 100АН 3. A microprocessor has . address bus a. unidirectional b. bi-directional с. Both 4. Instruction queue allows up to . . of instruction code to be pre-fetched. b. 6 bytes ........ a. 16 bits c. 6 bits 5. To activate the address bus or data bus in ADo-AD15 signal the .. should be either log ....... 1 or 0. a. MN /MX b. RD c. ALE 6. According to Moor's Law.... a. number of transistors on b. number of transistors on c. number of transistors on an integrated circuit an integrated circuit tripled an integrated circuit not doubles every two years every two years change.

(B)- Choose the correct answer for the following questions (Choose FIVE Only) 1. Assume AL register 7FH, it would become... after executed NEG AL instruction. a. 8FH b. 18H c. 81H 2. The unknown value for ????:B000H=25000H physical address is a. 001A H b. 1A00H с. 100АН 3. A microprocessor has . address bus a. unidirectional b. bi-directional с. Both 4. Instruction queue allows up to . . of instruction code to be pre-fetched. b. 6 bytes ........ a. 16 bits c. 6 bits 5. To activate the address bus or data bus in ADo-AD15 signal the .. should be either log ....... 1 or 0. a. MN /MX b. RD c. ALE 6. According to Moor's Law.... a. number of transistors on b. number of transistors on c. number of transistors on an integrated circuit an integrated circuit tripled an integrated circuit not doubles every two years every two years change.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

2- Show how each of the following MIPS instructions is converted into machine code. Assume the memory address of the first instruction is 100 hex. addi $t0, $Zero, -50 andi $t1, $t0, 7 Loop:and $t1,$t0,$t1 Sw $t0, 40 ($t1) Bne $t1,$ zero, Loop
a) Describe the functions of the four most significant bits (MSB) of the CPSR register. b) The register file is considered very fast memory. Why is it not used for all memory purposes? Justify your answer. c) How is the address in a jump instruction treated to create a valid 32 bit address d) Provide the formats of R-type and I-type instructions. Explain how opcode is used.
DO B part if do able A Instruction Set Architecture A.1 Instruction set We present a list of instructions typical of a RISC (reduced instruction set computer) machine. In data-movement and control instructions, the addresses may be immediate #X, direct (memory) M, indirect (memory) [M], register r, or register indirect [r] addresses. Data-processing instructions use immediate or register addressing. PC is the programme counter and a <- b indicates that the value of b is placed in a. LOAD a, b a <- b STOR a, b a <- b ADD a, b, c a <- b + c ASH a, b, c a <- (b >>[s] c) LSH a, b, c a <- (b >>[u] c) BR a PC <- a SUB a, b, c a <- b - c BEQ a, b, c PC <- a if b = c MUL a, b, c a <- b * c BNE a, b, c PC <- a if not b = c DIV a, b, c a <- b…
2- Show how each of the following MIPS instructions is converted into machine code. Assume the memory address of the first instruction is 100 hex. addi $t0, $Zero, -50 andi $t1, $t0, 7 Loop:and $t1,$t0,$t1 Sw $t0, 40 ($t1) Bne $t1,$ zero, Loop Please show all the steps... and explain how you are getting the answer, thank you in advance!
What are the answers for following questions? i)“Using sll instruction to multiply numbers by multiples of 2” is mostly used in _______ operations. ii)Instruction memory, inside of MIPS, is a combination element. True / False iii) ___________ architecture implies, arithmetic and logic operations can only take place between CPU registers.
8. Briefly explain “Register Memory”?
The following is an 8051 instruction:CJNE A,#'Q',AHEADa. What is the opcode for this instruction?b. How many bytes long is this instruction?c. Explain the purpose of each byte of this instruction.d. How many machine cycles are required to execute this instruction?e. If an 8051 is operating from a 10 MHz crystal, how long does this instructiontake to execute?
Explain Which of the following statements is true?(a) If MIPS has 64 registers, the instruction encoding format will have to be changed(b) addi $t0, $t1, 8 is an R-type instruction.(c) Both of the above.(d) None of the above.
Determine the specific type of addressing mode (SMALL LETTERS only) and compute for the address/es. If applicable, determine the content of the destination after the execution of the instruction. Otherwise, NA. For physical address and content of the destination, use CAPITAL LETTERS,NO SPACE/S in between and NO need to include "H" or the unit. If the given register are fewer than required, just put zeroes in the most significant place. A -effective address B - physical address/es e.g. 19000-19001 C - is for addressing mode type, e.g. direct D - content of the destination after execution e.g. if register: AX=1234 EFFECTIVE ADDRES: PHYSICAL ADDRESS/ES: ADDRESSING MODE : CONTENT OF THE DESTINATION: if memory (lower address first): 12000=34;12001=12
Answer with valid explanation 1) To compute a memory address, a 16-bit offset is added to the contents of a 32-bitbase register. But the alu, which performs the calculation, requires only 32-bit inputs,so the offset must be ___________. a) Sign extendedb) Padded with leading 1’sc) Padded with leading o’sd) Multiplied
Write down the binary and the hexadecimal values of the following and MIPS instruction. Consider the correct values of opcode table and Register File from the tables. The registers size is 5-bit.
(e) Instruction(s) to copy contents at one memory location to another: C[g] =A[i+j-3). Assume i, j,g values are in registers x5, x6, x7. Assume base address in memory of Array data structures 'A, B' (or address in memory of 'A[O]' and 'B[O]') are stored in Registers x28, 29• In RISCV, only load and store instructions access memory locations • These instructions must follow a 'format' to access memory • Assume a 32 bit machine in all problems unless asked to assume otherwise