(b) In a two-level cache system, it is known that a program has 1000 instructions with memory references, of which 40 misses occur in the first level cache and 10 misses in the second level cache. Calculate the local miss rate for each level of the cache, and give the global cache miss rate of the cache system.

(b) In a two-level cache system, it is known that a program has 1000 instructions with memory references, of which 40 misses occur in the first level cache and 10 misses in the second level cache. Calculate the local miss rate for each level of the cache, and give the global cache miss rate of the cache system.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter6: System Integration And Performance

Section: Chapter Questions

Problem 22VE

See similar textbooks

Similar questions

Suppose you are assigned a task to design a cache memory that will be helpful to improve the overall processor performance. How you will handle the following issues of page replacement in the cache, cache hit case, cache miss case and change of data by the user in the cache memory in designing the cache memory
Assume a cache memory hit ratio is 93% and the hit time is one cycle, but the miss penalty is 40 cycles. Then, Compute the average memory access time (AMAT)
What principles are preferred to bring data into cache, so that low amount of miss ratio is being observed?
What is the point of using cache memory if we already have volatile RAM (Random Access Memory)?Transistors are used in both random-access memory (RAM) and cache memory. Is it conceivable, if at all possible, to employ just one kind of memory to carry out all of a computer's functions?
21. The idea of cache memory is based on a. The property of locality of reference b. The heuristic 90-10 rule c. The fact that only a small portion of a program is referenced relatively frequently d. None of these
This chapter explains how to implement the four cache replacement policies.
Suppose a computer using direct mapped cache has 2^24 bytes of byte- addressable main memory and a cache size of 64K bytes, and each cache block contains 32 bytes. (Note: 64K = 26 * 210) a) How many blocks of main memory are there? b) What is the format of a memory address as seen by cache, i.e., what are the sizes of the tag, block, and offset fields?
- A cache has been designed such that it has 1024 lines, with each line or block containing 8 words. Determine the line number, tag, and word position for the 20-bit address 3E9D216 using the direct mapping method.
Computer Science Consider a direct-mapped cache with 8 lines, each holding 16 bytes of data. The cache is byte-addressable and the main memory consists of 64 KB, which is also byte-addressable. Assume that a program reads 16KB of memory sequentially. Answer the following questions:a) How many bits are required for the tag, index, and offset fields of a cache address?b) What is the cache size in bytes?c) What is the block size in bytes?d) What is the total number of blocks in main memory?e) How many cache hits and misses will occur for the program, assuming that the cache is initially empty?f) What is the hit ratio?g) Give an example virtual address (in BINARY) that will be placed in cache line 5.
If memory read cycle takes 100 ns and a cache read cycle takes 20 ns, then for four continuous references, the first one brings the main memory contents to cache and the next three from cache. Find the time taken for the Read cycle with and without Cache? What is the Percentage speedup obtained?
B) Amain memory address is viewed as consisting of multiple fields. List and define these fields for Direct Mapped Cache, Associative Mapped Cache and Set-associative Mapped Cache Memory.
Assume the following performance characteristics on a cache read miss: one clock cycle to access cache memory, one clock cycle to access main memory, and six clock cycles to transfer a 32-bit word to the processor and cache. If the cache line size is one word, the miss penalty will be 1+1+6 = 8.0. Given this information: A. What is the miss penalty if the cache line size is four words and a multiple, nonburst transfer is executed? B. What is the miss penalty if the cache line size is four words and a transfer is executed, with one clock cycle per word transfer?