b) Now assume you have a 2 bit full adder/subtractor, put this together with AND/OR ga to build a simple ALU. You may assume that the adder/subtractor can correctly outpu the carry bit. Now design and build a simple ALU that has following functions on 2-bit binary inputs A and • AND • OR Add Less Than • Arithmetic Right Shift The following outputs are required: • Result • Negative: A bit indicates whether the result is negative or not • Zero: A bit indicates whether the result is zero or not • Carry You are also given four 2:1 muxes and you may assume that the Add unit can correct output carry bits.

b) Now assume you have a 2 bit full adder/subtractor, put this together with AND/OR ga to build a simple ALU. You may assume that the adder/subtractor can correctly outpu the carry bit. Now design and build a simple ALU that has following functions on 2-bit binary inputs A and • AND • OR Add Less Than • Arithmetic Right Shift The following outputs are required: • Result • Negative: A bit indicates whether the result is negative or not • Zero: A bit indicates whether the result is zero or not • Carry You are also given four 2:1 muxes and you may assume that the Add unit can correct output carry bits.

Name: Need help with PART B b) Now assume you have a 2 bit full adder/subtra
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: Need help with PART B b) Now assume you have a 2 bit full adder/subtractor, put this together with AND/OR gatesto build a simple ALU. You may assume that the adder/subtractor can correctly outputthe carry bit.Now design and build a simple ALU that ha

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Design a 2-bit binary full-adder circuit using a true-output decoder. Assume carry input of the 2-bit binary full-adder is zero. Circuit adds two 2-bit binary numbers A, consisting of bits A1, AO, and B, consisting of bits B1, BO. The sum that is produced by the adder circuit consists of two sum bits S1, SO and a carry out bit CO. Provide:i. Boolean equations for S1, SO and Co.ii. Completely labelled logic diagram of decoder that implements the required operation. (You can represent the decoder in form of block diagram)
Can you please help design or draw an 8 bit multiplier? Using logical gate!
Design a 2-bit binary full-adder circuit using a true-output decoder. Assume carry input of the 2-bit binaryfull-adder is zero.Circuit adds two 2-bit binary numbers A, consisting of bits A1, A0, and B, consisting of bits B1, B0. Thesum that is produced by the adder circuit consists of two sum bits S1, S0 and a carry out bit C0.Provide:i. Boolean equations for S1, S0 and C0.ii. Completely labelled logic diagram of decoder that implements the required operation.(You can represent the decoder in form of block diagram)
Design an unsigned 8-bit divide-by-ten circuit which gives the output as Quotient and Remainder. The design should contain different modules for data path & control path. Paperwork should contain algorithms and block diagrams with all control signals which you have used in your design. If you are using FSM in your code , then write it in paperwork. To test the design take input as the last three digits i.e 009 and convert in binary. Then divide it by 10.
Q1/write and draw the state for one- bit comparator * & Addfile Q2/Reduce the expression ((A+(BC) ) 7) (AB +ABC) * & Addfile @ This is a required question Q3/Design 8-to-1line multiplexer by using 4-to-1 multiplexer and additional gates. * 2, Add file
Design a 2-bit Magnitude comparator that performs operations such as less than, greater thanand equal to between two 2-bit binary numbers. You need to show both equations and circuitdiagram
Design a circuit that uses 4-bit full adders and AND gates. Given two 8-bit signed 2s-complement numbers A and B and a binary input signal M, your circuit should produce an 8-bit signed 2s-complement result R, as follows: if (M == 0) R = A; else R = A + B + 1;
a. Draw a block diagram of a 3-bit by 3-bit binary multiplierb. How many AND gates are require to multiply two three bit numbers?
4. The following figure shows the four-bit Adder-Subtractor. Your inputs for this combinational circuit are A = 5, B = 6 and M = 1. What is the outputs S3, S2, S1, and S0? You have to show how to get the outputs by indicating each carry bit. (Note: You should show all the steps to receive full credits)
A multiplier is to be designed for two 2-bit inputs using the algorithm. (Draw schematic, truth table, and write Verilog HDL code) (Use: and, not, xor gates)A result will be written at 7-segment on the Altera FPGA board. (Draw schematic, truth table) (Use: and, or, not, xor gates)
Create a 1-bit adder circuit. It has three 1-bit inputs: a, b, and carry_in, and two 1-but outputs: result and carry_out. Has the following gates: AND, OR, NOT gates
28. Design a 2-bit comparator. The comparator input has two 2-bit numbers A and B. A consists of 2 bits a1 and a0. B consists of 2 bits b1 and b0. The comparator has three outputs Z2, Z1, Z0. a) Show the truth table for this comparator b) Write the logic equation for Z2 that are true if only if A < B c) Write the logic equation for Z1 that are true if only if A > B d) Write the logic equation for Z0 that are true if only if A = B e) Show the logic design for this comparator using the minimum number of AND, OR, and Inverters. f) Use Logisim to verify your design