Consider two microprocessors having 8-bit and 16-bit wide external data buses, respectfully. The two processors are identical otherwise and their bus cycles are the same speed. Suppose all instructions and operands are two Bytes. By what factor do the maximum data transfer rates vary? Suppose all instructions and operands are one Byte. By what factor do the maximum data transfer rates vary? Discuss your answers.

Consider two microprocessors having 8-bit and 16-bit wide external data buses, respectfully. The two processors are identical otherwise and their bus cycles are the same speed. Suppose all instructions and operands are two Bytes. By what factor do the maximum data transfer rates vary? Suppose all instructions and operands are one Byte. By what factor do the maximum data transfer rates vary? Discuss your answers.

Delmar's Standard Textbook Of Electricity

7th Edition

ISBN:9781337900348

Author:Stephen L. Herman

Publisher:Stephen L. Herman

ChapterS: Safety, Basic Electricity And Ohm's Law

Section: Chapter Questions

Problem 8RQ: What is an MSDS?

See similar textbooks

Similar questions

Consider a 32-bit microprocessor with a 16-bit external data bus, driven by an 8-MHz input clock. Assume that this microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What is the maximum data transfer rate across the bus that this microprocessor can sustain in Bytes/s? To increase its performance, would it be better to make its external data bus 32 bits or double the external clock frequency supplied to the microprocessor? State any assumptions you make. Explain your answer. Hint: Determine the number of Bytes that can be transferred per bus cycle.
answer: If a memory of 0.5K bytes is connected to 8085 MP, Then the number of lower order address lines required are -------lines, and if 2 higher order address lines are considered as don't care lines,then a fold back space is exists and equals .to----bytes
Microprocessor Systems Question: A 20-bit address bus, an 8-bit processor uses a 3-to-8 decoder to partition the memory space. What is the size of each portion?
Construct a bus system using tri state buffer for 2 registers having 4 bits each.
Microprocessor Systems Question: What is the address space of a processor with 32-bit data bus & 32-bit address bus with whole word indexing?
Solve clearly please. Write the basic addressing modes of a CPU, and explain each one giving a simple instruction example.
How many address lines are required by a microprocessor to address 256KB of memory locations? If we use memory chips of the size 2048X8, how many address lines are required for selecting the chip and how many are required for uniquely identifying the location within the chip? If the clock frequency of microprocessor is 5MHz, how much time is required to execute an instruction of 10 T states?
Draw the block diagram for a common bus system for 16 registers of 32 bits each. The bus is constructed with multiplexers.
Suppose we have a 32MB byte addressable memory built from 16Kx8 RAM chips. How many bits are needed for the address? How many chips are needed? How many bits are needed to choose the chip? How many bits are needed to choose the location/offset on the chip? If high-order interleaving is used, which of the address bits are to choose the chip and which are to choose the location on the chip? If low-order interleaving is used, which of the address bits are to choose the chip and which are to choose the location on the chip? If high order interleaving is used, where would address 0x3AD69 be located? (Give your answer in the format: chip 0xPP, btye 0xQQQ) If low order interleaving is used, where would address 0x3AD69 be located? (Give your answer in the format: chip 0xPP, btye 0xQQQ)
A program executes 200 billion instructions. It executes on an IBM processor that has an average CPI of 3 and a clock frequency of 3.0 GHz. How many seconds does the program take to execute? What is the cycle time of this IBM processor? Assume that an ARM processor takes 10 seconds to execute the program. What is the speedup provided by the IBM processor, relative to the ARM processor?
Write the basic addressing modes of a CPU, and explain each one giving a simple instruction example.
A Computer supports a virtual memory address space of 1Giga Words, but a physical Memory size of 64 Mega Words. How many bits are needed to specify an instruction address for this machine?