Solve D,E,F Question B1(a) Perform the arithmetic operation (-25)- (-26) in binary using signed 2's complementrepresentation for negative numbers. Use a minimum number of bits to represent thenumbers. Show the steps.(b) Write the sum-of-product representation of a 2-input exclusive OR (XOR) operation withinputs A and B, and output Q.(c) Draw the truth table for XOR, NAND, and OR operations for two inputs A and B, withheaders clearly showing the operations and their equations.(d) From the truth table, express the 2-variable XOR operation in terms of 2-variable NAND andOR operations. Give your answer by writing an algebraic equation.(e) Draw the circuit diagram that implements your answer in part (d).(f) Map your answer in part (e) so it is implemented using NAND gates and NOT gates only.

Answered: Image /qna-images/answer/3333f963-6786-4743-97a1-79c434cff671.jpg

(d) From the truth table, express the 2-variable XOR operation in terms of 2-variable NAND and OR operations. Give your answer by writing an algebraic equation. (e) Draw the circuit diagram that implements your answer in part (d). (f) Map your answer in part (e) so it is implemented using NAND gates and NOT gates only.

(d) From the truth table, express the 2-variable XOR operation in terms of 2-variable NAND and OR operations. Give your answer by writing an algebraic equation. (e) Draw the circuit diagram that implements your answer in part (d). (f) Map your answer in part (e) so it is implemented using NAND gates and NOT gates only.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

q/Develop the 1- Shannon(binary and ternary) code. 2- Shannon-Fano(binary and ternary) code. 3- Huffman(binary and ternary) code. For the following set of symbols (0.2 , 0.25 , 0.25 , 0.15 , 0.15)
Computer Science 1) Draw the diagram of an N-bit ALU with these functions: Addition, NAND, NOR, XOR and NOT. (Be careful about Function/Select bit count and the size of the required multiplexer). Also draw a truth table 2) Draw the diagrams of for the following digital blocks that operate on 4-bit binary numbers: (a) an arithmetic left shifter (b) an arithmetic right shifter (c) a logic right shifter 3). Show how a 3-bit binary number is multiplied with a 2-bit binary number. The inputs are: A[2 : 0], B[1 : 0]; and the outputs are P[4 : 0]. Draw the diagram for the 3-bit-by-2- bit multiplier. Use a sample set of binary numbers and show how they appear on the multiplier inputs/outputs.
3. a Design a (7, 4) CRC code word for the data bits 1011 assuming the generatorpolynomial of 1011. b. Calculate the syndrome for the received code word 1000110 using the generatorpolynomial 1011.
Questions from previous year's practice exams the professor did not give answers for (a) Perform the following conversions: (i) -1810 to 6 bit 2’s complement. (ii) ABC16 to base 2. (iii) 0.510 to base 2. (b) Give a logic equation in sum-of-products form for the logic function F specified by the following truth table. Simplify your logic equation to the maximum extent possible. (first image) (c) Consider the addition of 4 bit values a3a2a1a0 and b3b2b1b0. Give a logic function for the “carry-in” to the most significant bit position, using quantities gi = ai · bi , pi = ai + bi , and the “carry-in” to the least significant bit position CarryIn0.(d) Give a truth table for a 2 data input, 1 selector input multiplexor. (e) The IEEE 754 floating point standard allows some numbers to be represented in unnormalized form (called denormalized numbers, or “denorms”). Why?
B. Given "010111" a 6-bit input to DES S-boxes S4, S5, and S6, determine the output of each of these S-boxes as a 4-bit binary. C. Given the following LFSR of degree 4, determine the output generated in the first 7 clocks (clocks 0-6). FF3-FF0 are initialized as follows: FF3=0, FF2=0, FF1=1, FF0=1.
273. The coding scheme that was designed to be used in combination with None Return to Zero- Invert (NRZ-I) is a. BSZS b. 8RIlOR c. 4D/5D d. R8ZS
(4 points) Find the 8-bit two’s complement of 26 . SHOW ALL WORK.
For problems 8, 9 and 10, convert the following decimal numbers into 8‑bit binary numbers as required for 2's complement math, and perform the indicated operations. Circle or bold your binary answer and show your work. 8‑bit binary 2's complement 8 Bits 7 6 5 4 3 2 1 0 21 22 21+22 9 21 -22 21-22 10 -21 22 -21+22
Q3- Develop the1- Shannon binary code2- Huffman ternary codefor the following set of symbols (0.2 , 0.25 , 0.25 , 0.15 , 0.15)
(b) Construct a 3-bits binary to gray code converter using PROM (without decoder). Show all the necessary tables, sketches and labeling in your answer.
Please answer both part a and b of this question. If the floating-point number representation on a certain system has a sign bit, a 3-bit exponent, and a 4-bit significand: a) What is the largest positive and the smallest positive number that can be stored on this system if the storage is normalized? (Assume that no bits are implied, there is no biasing, exponents use two’s complement notation, and exponents of all 0s and all 1s are allowed.) b) What bias should be used in the exponent if we prefer all exponents to be non-negative Why would you choose this bias?
Create a state diagram using the Mealy model to detect the 8-bit sequence 00110001. Include the state table, k-maps, optimized equations, and circuit detecting the 8-bit sequence.