Design the following 3-bit up counter: Count: 000, 001, 011, 101, 111, 010, 100, 000, 001, 101, ... E: Input that increases the count when it is set to '1'. Output z: It becomes '1' when the count is 110. When you reset the counter, it starts from 000. Provide the state diagram, state table, use K-map to provide state equations and draw the circuit using D FFs.

Design the following 3-bit up counter: Count: 000, 001, 011, 101, 111, 010, 100, 000, 001, 101, ... E: Input that increases the count when it is set to '1'. Output z: It becomes '1' when the count is 110. When you reset the counter, it starts from 000. Provide the state diagram, state table, use K-map to provide state equations and draw the circuit using D FFs.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 9VE

See similar textbooks

Similar questions

Design a circuit that takes three bits, X2, X1, X0 as input and produces one output, F. F is 1 if and only if 2<=X<=5 when X = (X2, X1, X0) is read as an unsigned integer. For example, if X2=1, X1=0, and X0=0, then the unsigned binary value is 100, which is 4, so the output would be 1. Your Assignment For This Problem Includes the Following Design the necessary circuit using Logisim to implement the situation described above. Use Kmaps for simplification. Be VERY careful to get the correct functions for your output before simplifying and designing the circuit with Logisim. You should minimize the circuit. Your circuit should have three inputs and one LED output. All inputs (X2, X1, X0) and output (F) should be labeled (in Logisim, not by hand). Please use these names to indicate the inputs and output so all projects are consistent. You should also include your name as a label on the circuit. Test your circuit to be sure it is working correctly.
you need to design and draw a 3-bit synchronous binary up/down counter for experiment 5. You need to add a bit named "M" for the excitation table that helps it switch between up and down mode and draw the state transition diagram, excitation table, k-map and circuit diagram with T-flip flops. When M = 0, it will perform up counter. When M = 1, it will perform down counter.
In this problem, you should design a two-bit comparator. This circuit should have three outputs named l, g, and eq. The circuit should get two digits binary numbers (00, 01, 10, 11), and the output should change based on these rules:• If first number > second number then g = 1, l = 0, and eq = 0• If first number < second number then g = 0, l = 1, and eq = 0• If first number = second number then g = 0, l = 0, and eq = 1Your circuit will have 4 input (2 bit for the first number, and 2 bits for the second number)a. Draw the truth table for the comparator for unsigned numbers b. Show the circuit.
Write VHDL code for a modulo-13 counter (counting sequence is 010, 110, …. 1210). The counter has the following features: an asynchronous Active Low Reset a value R can be loaded into the counter, using the signal Ld (Load) The signal Ld is active Low Draw the schematic of your counter, showing the inputs and outputs. Show the number of bits for R, Q (output of the counter), Ld.
Write VHDL code for a modulo-13 counter (counting sequence is 010, 110, …. 1210). The counter has the following features: an asynchronous Active High Reset a value R can be loaded into the counter, using the signal Ld (Load) The signal Ld is active High Draw the schematic of your counter, showing the inputs and outputs. Show the number of bits for R, Q (output of the counter), Ld.
4 bit 2’s Complement Multiplier INPUT A: 4 bit 2’s Complement number INPUT B: 4 bit 2’s Complement number OUTPUT: the product of A x B represented as a 8 bit 2’s Complement number You are only allowed to use the basic gates: NOT, AND, OR, XOR. You may however, use these basic gates to build your own custom circuits (i.e. Adder). You are NOT ALLOWED to use Logisim’s built in circuits. Each custom circuit is to be implemented as a sub-circuit as discussed in class. PART 4: Using the 3 subcircuits you built in Parts 1-3, built a 4 bit 2’s Complement multiplier that uses the inversion method discussed in class. Name this circuit: SignedMultiplier HINTS: INVERSION METHOD: 1) If input A is negative, invert it. If input A is positive, leave it alone. 2) If input B is negative, invert it. If input B is positive, leave it alone. 3) Multiply A and B. 4) If both A and B originally had the same sign (both positive or both negative), do nothing. 5) If A and B originally had different signs…
4 bit 2’s Complement Multiplier INPUT A: 4 bit 2’s Complement number INPUT B: 4 bit 2’s Complement number OUTPUT: the product of A x B represented as a 8 bit 2’s Complement number You are only allowed to use the basic gates: NOT, AND, OR, XOR. You may however, use these basic gates to build your own custom circuits (i.e. Adder). You are NOT ALLOWED to use Logisim’s built in circuits. Each custom circuit is to be implemented as a sub-circuit as discussed in class. PART 1: Build a 4 bit controlled 2’s Complement Inverter as a subcircuit named 4BitInverter PART 2: Build a 8 bit controlled 2’s Complement Inverter as a subcircuit named 8BitInverter PART 3: Build a 4 Bit UNSIGNED Multiplier as a subcircuit named UnsignedMultiplier PART 4: Using the 3 subcircuits you built in Parts 1-3, built a 4 bit 2’s Complement multiplier that uses the inversion method discussed in class. Name this circuit: SignedMultiplier HINTS: INVERSION METHOD: 1) If input A is negative, invert it. If input A…
4 bit 2’s Complement Multiplier INPUT A: 4 bit 2’s Complement number INPUT B: 4 bit 2’s Complement number OUTPUT: the product of A x B represented as a 8 bit 2’s Complement number You are only allowed to use the basic gates: NOT, AND, OR, XOR. You may however, use these basic gates to build your own custom circuits (i.e. Adder). You are NOT ALLOWED to use Logisim’s built in circuits. Each custom circuit is to be implemented as a sub-circuit as discussed in class. PART 1: Build a 4 bit controlled 2’s Complement Inverter as a subcircuit named 4BitInverter
Design a circuit that has two inputs X, and S, where X represents an 8-bit BCD number, S is a sign bit. The circuit has one output Y, which is the Binary representation of the signed-magnitude BCD number. A negative output is represented in the Binary 2’s- complement form. You need to think of two design alternatives. Submission guidelines: 1. You should write a report that at least contains the following sections: 1. Problem definition. 2. Design alternatives : 2.1. Alternative 1 block diagram 2.2. Alternative 2 block diagram 3. Design selection criteria 4. Detailed circuit design of the selected alternative. 5. Verilog modules, and simulation results for all modules, and for the whole circuit of the selected alternative .
Build a circuit that takes four bits as input: W, X, Y, Z. Treat WX as a 2-bit unsigned binary number, and treat YZ as a second 2-bit unsigned binary number. Your circuit should generate the output corresponding to the product of WX and YZ. You will need 4 bits of output for this problem.For example, if your input was 1011, your inputs correspond to 2 and 3. That product is 6, so your output will be 0110.Create a truth table for this problem, show all k-maps and minimizations, and build the corresponding (minimized) circuit. Use XOR, XNOR, NAND, and NOR as appropriate if it reduces the number of gates used.
Type your question here • Design a 3-bit synchronous counter using J-K FFs only.
This is a seven segment display. can you implement this on multisim and and show the letters M A H D I J A N on the display using jk flip flops. we need 555 timer counter. frequency should be 1hz.