Perform the following additions, assuming 6-bit two's complement binary representation. Show the effect on the status bits (NZVC). Example: ex) 101000 +100000 001000 NZVC 0011 Result was 1001000 but the 1 is carry-out (C-1). Negative + Negative should be Negative but positive so overflow (V-1) a) NZVC b) NZVC c) NZVC d) 011011 + 100101 101101 +000101 NZVC 110000 + 101011 010000 + 001011

Systems Architecture
7th Edition
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Stephen D. Burd
Chapter4: Processor Technology And Architecture
Section: Chapter Questions
Problem 7VE
icon
Related questions
Question
Perform the following additions, assuming 6-bit two's complement binary representation. Show the effect on the status bits (NZVC). Example:
ex)
a)
NZVC
b)
101000
+ 100000
001000 NZVC 0011 Result was 1001000 but the 1 is carry-out (C-1). Negative + Negative should be Negative but positive so overflow (V=1)
NZVC
c)
NZVC
d)
011011
+ 100101
110000
+ 101011
101101
+000101
010000
+ 001011
NZVC
Transcribed Image Text:Perform the following additions, assuming 6-bit two's complement binary representation. Show the effect on the status bits (NZVC). Example: ex) a) NZVC b) 101000 + 100000 001000 NZVC 0011 Result was 1001000 but the 1 is carry-out (C-1). Negative + Negative should be Negative but positive so overflow (V=1) NZVC c) NZVC d) 011011 + 100101 110000 + 101011 101101 +000101 010000 + 001011 NZVC
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 5 steps

Blurred answer
Knowledge Booster
Binary numbers
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Systems Architecture
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning