skan the answer [1] Provide the type, assembly language instruction, and binary representation ofinstruction described by the following MIPS fields:op=0, rs=3, rt=2, rd=3, shamt-D0, funct=34[2] Provide the type, assembly language instruction, and binary representation ofinstruction described by the following MIPS fields:op=0x23, rs=1, rt=2, const=0x4[3] Assume that registers $s0 and $s1 hold the values 0x80000000 and 0XD0000000,respectively.(a) What is the value of $t0 for the following assembly code?add $t0, $s0, $s1(b) For the contents of registers $s0 and $s1 as specified above, What is thevalue of $t0 for the following assembly code?sub $t0, $s0, $s1(c) For the contents of registers $s0 and $sl as specified above, What is thevalue of $t0 for the following assembly code?add $t0, $s0, $s1add $t0, $t0, $s0[4] Assume the following register contents: $t0 = 0XAAAAAAAA, $t1 = 0x12345678.For the register values shown above, what is the value of St2 for the followingsequence of instructions?(a) slti $t2, $t0, 4or$t2, $t2, $t1(b) sll $t2, $t0, 4andi $t2, $t2, -1[5] The following problems deal with translating from C to MIPS. Assume that thevariables f, g, h, i, and j are assigned to registers $s0, $s1, $s2, $s3, and Ss4,respectively. Assume that the base address of the arrays A and B are in registers Ss6and $s7, respectively. What is the corresponding MIPS assembly code?f = -g - A [4];A[i-j];а.b.B[8]%3! [6] The following problems deal with translating from C to MIPS. Assume that thevariables f, g, h, i, and j are assigned to registers $s0, $s1, $s2, Ss3, and $s4,respectively. Assume that the base address of the arrays A and B are in registers $s6and $s7, respectively. Assume that the elements of the arrays A and B are 4-byte words:f = f + A[2];B[8]а.b.A[i] + A[j];%3!For the C statements above, what is the corresponding MIPS assembly code?[7] For these problems, the table holds various binary values for register St0. Given thevalue of $t0, you will be asked to evaluate the outcome of different branches.а.Ox00101000b.Ox80001000Suppose that register St0 contains a value from above. What is the value of $t2 afterthe following instructions?$t2, $0, $to$t2, $0, ELSEsltbneDONEELSE:addi $t2, $t2, 2DONE :[8] Assume that the variables f, g, h, i, and j are assigned to registers $s0, Ss1, Ss2, Ss3,and $s4, respectively. Assume that the base address of the arrays A and B are inregisters $s6 and Ss7, respectively.(a) What is the corresponding MIPS assembly code For the C statement:f = g - A[3]+ B[4];(b) What is the corresponding C statement? For the MIPS assembly instructionslw $s0, 4 ($s6)

Since there are many questions uploaded within a single question, thus solving the first question as…

Answered: Provide the type, assembly language…

Provide the type, assembly language instruction, and binary representation of instruction described by the following MIPS fields: op=0, rs=3, rt=2, rd3, shamt=0, funct=34

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

a) Provide the instruction type, assembly language instruction, and binary representation of instruction described by the following LEGv8 fields: op = 0x658, Rm = 13, Rn = 15, Rd = 17, shamt = 0 b) Determine the assembly language instruction equivalent for the 32bit instruction value: 1000 1011 0001 0111 0000 0010 1000 1011. c) Describe the function of an assembler and disassembler. d) Describe the key difference between ‘memory’ and ‘register’ operands. e) Describe why we prefer to use ‘register’ instructions as much as possible.
A. Assume that the Instruction Pointer, EIP, contains 9610 and the assembly language representation of the instruction in memory at address 9610 is JB 175. If the flags are currently CF=0, ZF=0 and SF=1 what is the value of the EIP after the instruction executes? B. Assume that the Instruction Pointer, EIP, contains 15410 and the assembly language representation of the instruction in memory at address 15410 is JNS 189. If the flags are currently CF=1, ZF=0 and SF=1 what is the value of the EIP after the instruction executes? C. Assume that before the instruction is executed, the flags are CF=0, ZF=0 and SF=0 and the Registers have the values AL=0x35, BL=0x0F CL=0x25 and DL=0x78. What are the values of the flags after the instruction ADD AL,0x90 executes? D. The following instruction is executed. Assume that before execution, register R12 contains 0x85, R9 initially contains 0xC3, and the flags are ZF=0, SF=1, and CF=0. 0x indicates hexadecimal; do not include a 0x with your…
16. The contents of Register (BL) and Register (AL) of 8085 microprocessor are 49H and 3AH respectively. The contents of AL, the status of carry flag (CF) and sign flag (SF) after executing 'SUB AL, BL' assembly language instruction, are a. AL=0FH; CF=1; SF=1 b. AL=F0H; CF=0; SF=0 c. AL=F1H; CF=1; SF=1 d. AL=1FH; CF=1; SF=1
Consider the following LEGv8 assembly code. Show the corresponding C code segment for the code below. Assume that the C-level integer i is held in register X10,X0 holds the C-level integer called result, and X1 holds the base address of the data array.AND X10, XZR, XZRLOOPFOR:LDUR X11, [X1, #0]ADD X0, X0, X11ADDI X1, X1, #8ADDI X21, X21, #1CMPI X21, 100B.LT LOOPFOR
Develop a hypothetical architecture with illustrative instruction and data formats, instruction sets, etc., explain the instruction and machine cycles step-by-step by developing a short program (at least, with two arithmetic operations, three logic operations, three memory or two L/C) operations) and by indicating the corresponding register operations. All architectural, etc., selections must to be justified sufficiently.
THIS IS MY CODE SO FAR: // header #include <stdio.h> // define the IM and DM size #define IM_SIZE 250 #define DM_SIZE 10 // Define the ISA of the Tiny Machine Architecture #define LOAD 1 #define ADD 2 #define STORE 3 #define SUB 4 #define IN 5 #define OUT 6 #define END 7 #define JMP 8 #define SKIPZ 9 // Accurately represented architecture int PC = 0; // PC = Program Counter int IR; // IR = Instruction Register int MAR1, MAR2; // MAR1,MAR2 = Memory Address Registers 1 and 2 int MDR1, MDR2; // MDR1,MDR2 = Memory Data Registers 1 and 2 int A = 0; // A = Accumulator int IM[IM_SIZE]; // IM = Instruction Memory int DM[DM_SIZE]; // DM = Data Memory // opening the file void openProgram(const char* filename) { FILE* file = fopen(filename, "r"); if (file == NULL) { printf("Error opening file.\n"); return; } int opcode, address; int i = 0; while (fscanf(file, "%d %d", &opcode, &address) == 2 && i < IM_SIZE) {…
Assemble the following assembly code into machine code. Assume thatthe machine language op-codes for load, store, mult, add, div, and subare 18, 19, 13, 14, 15, and 16, respectively. Also assume that the variablex is stored at location M[50].a. load R1, x mult R2, R1, #9 store x, R2 b. sub R0, R1, #8 div R2, R0, #2
Develop a hypothetical architecture with illustrative instruction and data formats, instruction sets, etc., explain the instruction and machine cycles step-by-step by developing a short program (at least, with two arithmetic operations, three logic operations, three memory or two L/C) operations) and by indicating the corresponding register operations. All architectural, etc., selections must to be justified sufficiently. CAN YOU EXPLAIN WITH THE EXAMPLE USING NUMBERS IN THE STACKS WITH EACH STEP INSTEAD OF PROGRAM.
A 32-bit computer has 32 registers, and a memory addressed by bytes with two cycles for reading and writing operations. Consider the instruction ADD, R1, addr. This instruction adds the value stored in R1 to the value stored in the memory address addr, and stores the result in the register R1. a) Show a possible format for this instruction, having into account that the computer has 100 machine instructions and the addresses are represented using 32 bits. b) Indicate the elemental operations and control signals needed to execute the previous instruction.
Implement and conpute the total memory traffic in bytes for both instruction fetch and instruction execution for the code that implements the expression a-(b*c)+d on 3-,2-,1- and 0- adress machines. Assume opcode occupy 1byte , adress occupy two bytes and data values also occupy 2 bytes. The word length is one byte
The following sequence of instructions are executed in the basic 5-stage pipelined processor OR R1, R2, R3 OR R2, R1, R4 OR R1, R1, R2 a) Indicate the dependencies and their types b) Assume no forwarding in this pipelined processor indicate hazards and NOP instruction to eliminate them. c) Assume there is full forwarding, indicate hazards and NOP instructions to eliminate them
Assume the usage of ARM assembly language instruction: STR R0,[R1],#0x8. Assume that Register R0 contains 0xA0, Register R1 contains 0x7008. Identify (i) contents of memory location 0x00A8 and (ii) R1 after executing the given instruction (i) 0xA0, (ii) 0x7008 (i) 0xA0, (ii) 0x7011 (i) 0xA2, (ii) 0x7008 (i) 0xA2, (ii) 0x7010