1. A central processing unit (CPU) has the following hardware components: Program Counter (PC) • Instruction Register (IR) 1 Arithmetic Logic Unit (ALU) that can perform 8 logical and 8 arithmetic operations 4 general purpose integer registers (R0-R7) 4 floating point registers (F0-F7) A memory address register (MAR) • A memory data register (MDR) A register to temporarily hold the result of the ALU (ALU_RESULT) A register to temporarily hold one operand input to the ALU (OPER1) Two internal CPU buses (32 bits wide each) are used to connect these hardware resources. a. Draw the block diagram of the datapath for this machine. b. List the control signals needed in your datapath.

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
1. A central processing unit (CPU) has the following hardware components:
Program Counter (PC)
Instruction Register (IR)
1 Arithmetic Logic Unit (ALU) that can perform 8 logical and 8 arithmetic
operations
4 general purpose integer registers (R0-R7)
4 floating point registers (F0-F7)
A memory address register (MAR)
A memory data register (MDR)
A register to temporarily hold the result of the ALU (ALU_RESULT)
A register to temporarily hold one operand input to the ALU (OPER1)
Two internal CPU buses (32 bits wide each) are used to connect these
hardware resources.
a. Draw the block diagram of the datapath for this machine.
b. List the control signals needed in your datapath.
Transcribed Image Text:1. A central processing unit (CPU) has the following hardware components: Program Counter (PC) Instruction Register (IR) 1 Arithmetic Logic Unit (ALU) that can perform 8 logical and 8 arithmetic operations 4 general purpose integer registers (R0-R7) 4 floating point registers (F0-F7) A memory address register (MAR) A memory data register (MDR) A register to temporarily hold the result of the ALU (ALU_RESULT) A register to temporarily hold one operand input to the ALU (OPER1) Two internal CPU buses (32 bits wide each) are used to connect these hardware resources. a. Draw the block diagram of the datapath for this machine. b. List the control signals needed in your datapath.
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps with 2 images

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY