a. Explain what the CPU should do when an interrupt occurs. Include in your answer the method the CPU uses to detect an interrupt, how it is handled, and what happens when theinterrupt has been serviced.b. How many bits are required to address a 4M × 16 main memory if main memory is byte-addressable?c. How many bits are required to address a 1M × 8 main memory if main memory is byte-addressable?d. Explain the steps of the fetch-decode-execute cycle. Your explanation should include what is happening in the various registers.

a. Explain what the CPU should do when an interrupt occurs. Include in your answer the method the CPU uses to detect an interrupt, how it is handled, and what happens when theinterrupt has been serviced.b. How many bits are required to address a 4M × 16 main memory if main memory is byte-addressable?c. How many bits are required to address a 1M × 8 main memory if main memory is byte-addressable?d. Explain the steps of the fetch-decode-execute cycle. Your explanation should include what is happening in the various registers.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter5: Data Storage Technology

Section: Chapter Questions

Problem 2PE

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
Explain each of the following.a. What is an interrupt?b. What interrupts the CPU?c. When does the CPU check for an interrupt?d. What does the CPU do to handle the interrupt?e. Of the four forms of I/O, programmed, interrupt-driven, DMA and channel, which use(s) interrupts so that the CPU can physically move the input/output datum?f. Of the four forms of I/O, which form(s) use interrupts (but not in the same way)?
Should the CPU-memory bus be synchronous or asynchronous? I'm interested in your reasoning.
a) Determine the number of words (Memory locations) found in each memory device for the given numbers of address connections: 8, 16, and 32 b}What are the three common methods of expanding the interrupt structure of themicroprocessor? Explain any one of them along with example
To the best of your ability, calculate the minimal number of bits required in the MAR for each of the following memory sizes. What is the real number of memory cells in a 640 KB memory unit that is claimed to have 640 KB? What do you think about 512 MB of RAM? What do you think about 2 GB of RAM? Explain the role that read-only memory (ROM) plays in the architecture of a computer system and why it is used. What kind of information is stored in read-only memory (ROM), and how does that information get into the memory in the first place?
Solve the following problems similar to problems from the Book showing your work in detail for full credit 1. How many bits are required to address a 8M × 16 main memory if a) Main memory is byte-addressable? b) Main memory is word-addressable?
a. Explain what the CPU should do when an interrupt occurs. Include in your answer the method the CPU uses to detect an interrupt, how it is handled, and what happens when the interrupt has been serviced. d. Explain the steps of the fetch-decode-execute cycle. Your explanation should include what is happening in the various registers.
(a) How many 32 K×8 RAM chips are needed to provide a memory capacity of 256 K bytes?1. How many lines of the address must be used to access 256 K bytes? How many of these lines are connected to the address inputs of all chips?2. How many lines must be decoded for the chip select inputs? Specify the size of the decoder.
b. How many bits are required to address a 4M × 16 main memory if main memory is byte-addressable?c. How many bits are required to address a 1M × 8 main memory if main memory is byte-addressable?
Is it better to use an asynchronous or synchronous bus to link the CPU to the memory? Justification is necessary.
Problem Given the following memory values and a one-address machine with an accumulator, what values do the following instructions load into the accumulator? Word 20 contains 40. Word 30 contains 50. Word 40 contains 60. Word 50 contains 70. LOAD IMMEDIATE 20 LOAD DIRECT 20 LOAD INDIRECT 20 LOAD IMMEDIATE 30 LOAD DIRECT 30 LOAD INDIRECT 30
Should we combine the CPU and memory with an asynchronous or synchronous bus? Your response should provide a rationale.