I need please mcq 4) The version of DRAM, which can send data twice per clock eycle, once on the rising edge of theclock pulse and once on the falling edge is called:a) DDR-DRAMb) CDRAMc) RDRAMd) SDRAM5) In direct mapping cache memory, the Block number 5m-1 is mapping in cache line:b) m-16) In CD-ROM format, when Mode 2, the size of user data is:c) md) m+1a) 0a) Data fieldb) Data field -ECC Fielde) Data field +ECC Fieldd) ECC field7) The IEEE 32-bit floating-point number (0 10000010 10001100000000000000000) represent of:d) 7.443676776E38a) 12.375b) 4.375c) 2.105497145E398) Execute the instruction: BSA X: X is memory location, need:b) 3 steps and 3u operationsa) 5 steps and 5u operationsc) 5 steps and 3u operationsd) 3 steps and 5u operations9) The time of Executing one instruction in 4 stage pipelining is ---- of the time when the instructionexecution in sequational process.a) twiceb) equalc) halfd) quarter10) The registers are involves in Indirect Cycle are:a) MAR, MBR,b) MAR, MBR, PCc) MAR, MBR, IRd) MAR, MBRControl unit.20

given - Computer Science2. Note that the primary operations onJava's Stack interface (excluding the…

Answered: clock pulse and once on the falling…

Engineering

Computer Science

clock pulse and once on the falling edge is called: a) DDR-DRAM b) CDRAM c) RDRAM d) SDRAM

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: The central processing unit (CPU) chip is made from silica, a mineral.

A: Given: The central processing unit (CPU) chip is made from silica, a mineral.

Q: The capacity of a memory is 221 x 32 bits. Its capacity expressed in megabytes is: 32 МB 2MB 64 MB 8…

A: Computer store data in the form of binary numbers. A binary digit is known as bit. It is the…

Q: A magnetic disk drive rotates at 4000 rpm is the average rotational latency in millise (Hint: 1…

A: The average rotational latency of a magnetic disk = 1/2 x time taken for a complete revolution.…

Q: 4000H to 400FH 1/0 2000H to 21FFH RAM 0000H to OFFFH ROM Determine the amount of ROM and RAM memory…

A: We have given microcomputer with following memory map . 4000H to 400FH I/O 2000H to 21FFH RAM…

Q: RAM and 2K bytes of ROM along with interface unit of 128 registers each. A memory mapped I/O…

A: The answer is

Q: It is vital to establish the purposes for which graphics processing units are used (GPUs).

A: It is vital to establish the purposes for which graphics processing units are used (GPUs).

Q: Design 64kx16 using 16x8 RAM Total chips=16,rows=8,columns=2 Total chips-8,rows=4,columns=2 Total…

A: Answer in step 2

Q: (c) The memory structure in a microcontroler is represented in figure 1-2. Explain why "Register" is…

A: Flash Flash is basically an Erasable Read Only Memory(EROM). Flash is a type of non-volatile memory…

Q: In RAM and ROM, both are having 8-bits of data bus Select one: O True OFalse

A: I have given an answer in step 2.

Q: Difference between RAM and Register

A: Register: 1) Registers are the quickly accessible memory available to the CPU. These are a small…

Q: ) Explain how the following techniques enhance memory performance using diagrams. I Interleaving of…

A: Memory Interleaving is less or More an Abstraction procedure or Technique. However it's somewhat not…

Q: False True The microprocessor is a selenium chip and is often called the @ brain of the .computer…

A: As per company guidelines we are suppose to answer only first 3 subparts of the question. Kindly…

Q: RISC processors use ___________, unlike Intel processors.

A: RISC processors use simple instructions that can be executed within one clock cycle. whereas the…

Q: Dynamic RAM, as opposed to Static RAM, is generally used as main memory in a computer system because…

A: The problem is about RAM and memory management.

Q: How can digital memory be stored, and which electronic circuits can be used to maximize the amount…

A: Institution: Computer data storage is a term that refers to the technology that is utilized to…

Q: Identify two basic characteristics Ram and ROM.

A: The storage space of a computer is called memory. The processed data and instruction for processing…

Q: A computer uses RAM chips of 1024x1 capacity. The number of chips and the size of the decoder needed…

A: Introduction : Given , Computer RAM using chips of 1024 x1 capacityMemory size = 16 KBWe have to…

Q: which larger type of memory flashbulb memory falls under, give an example of one, and describe how…

A: Given: Give an example of each major form of memory flashbulb memory and explain how they differ…

Q: 2Describe in general terms the operation of flash memory

Q: A driver incorporated in the rom of a hardware is called a Firmware Device BIOS

A: Explanation: Firmware - Firmware is a set of instructions programmed on a hardware device. Device…

Q: How to design 64kx8 memory using 16kx4 RAM chips total chips 8,2 colomns, 4 rows total chips-8,4…

A: Answer in step 2

Q: content-addressable memory explained in deta

A: Introduction: Below describe the content-addressable memory Content-addressable memory (CAM) is a…

Q: The Cache memory is between A CPU and RAM B RAM and REGISTERS C CPU and ACCUMULATORS D RAM and HARD…

A: RAM stands for Random Access Memory. It is volatile memory. Cache is also a memory type which is…

Q: --------- is a memory location whose content may change during execution Prompt lines…

A: Given: --------- is a memory location whose content may change during execution…

Q: Interrupts Assignment Assumi

A: Address space The amount of memory allocated to all existing computer business addresses, such as…

Q: Computer science What exactly is the purpose of an MMU (Memory Management Unit)?

A: Introduction: Computer science What exactly is the purpose of an MMU (Memory Management Unit)?

Q: a page-based virtual memory system

A: Given :- The statements given in the above question Need to choose the given statements (each) are…

Q: (i) A computer system has a 1GB main memory and 64KB cache memory organized using 4-way set…

A: We are given here that the memory is Set Associative Mapping.In the case of set-associative mapping,…

Q: Q.9 Design a RAM architecture with 8 bit DRAM or SRAM cells. Consider the size of the RAM is 1KB.

A: Given RAM 1Kb ...

Q: Backing store used for demand paging is typically: O Cache memory O Flash memory O Secondary storage…

A: Backing store used for demand paging is typically Secondary storage

Q: Mbps memory us O MHz and ate and

Q: 6. In common bus system, all registers are connected to common bus through multiplexers. Design a…

A: A multiplexer is also known as data selector.

Q: A CPU's processing power is measured in MIPS why?

A: Given that: The topic is about A CPU's processing power is measured in MIPS.

Q: High used _______is used to speed processing in a computer system. a. Mass storage b. Cache…

A: To avoid recalling from slower device DRAM, high-speed cache memory is used to store frequently…

Q: d 2K bytes of ROM along with interface unit of 128 registers each. A memory mapped I/0 cont The two…

A: The Answer is

Q: The storage area of a disk has innermost diameter of 10 cm and outermost diameter of 20 cm. The…

A: Given that Innermost diameter is 10cm Outer most diameter is 20 cm Maximum storage density of the…

Q: Briefly explain dynamic RAM

A: Types of RAM: There are two types of RAM such as Dynamic RAM (DRAM) and Static RAM (SRAM).

Q: A microprocessor employs 8KB of RAM and 4KB of ROM. If the RAM chip and ROM chip used are 1K 8 bit…

A: The RAM chip used is 1K 8 bit . So it have the capacity of 1KB. (1 Byte= 8 bits) The microprocessor…

Q: If the memory capacity of a computer is 32 KB anc the storage location length (word length) is 8…

A: It is defined as memory capacity is the amount of data a device can store at any given time in its…

Q: computer science - Silica is a material used in the manufacture of computer CPU chips.

A: Introduction: Silicon is not the greatest electronic material, but since it is affordable and…

Q: Sz To SI Bus So Memory unit Address Read AR LD PC INR IR LD Clock Common bus

A: Solution In the basic computer each instruction cycle consists of 4 phases Fetch an instruction…

Q: Define the term "non-uniform memory access."

A: Introduction: the question is about the term non-uniform memory access and here is the solution in…

Q: A press's machine cycle is as follows: ! ;Lowering the ram: the ram is lowered when screen was open…

A: The designer needs for 8 state boxes for drawing the ASM-chart for the controller of the…

Q: Present an overview of the principle types of semiconductor main memory

A: Actually, memory is a used to stores the data.

Q: Draw the Cache Memory in Computer Organization

A: The Answer is in Below Steps

Q: am is a quick-acting, transient type of memory.

A: RAM: RAM is used to store information that needs to be used quickly. This means that opening many…

Q: ROM required for storing the 12 bit s

Q: croprocessor gene nter and the addre memory address ens

A: Ans- a. The maximum memory address space that the processor can access directly if it is connected…

Q: List the types of read-only memories.

A: Given: List the types of read-only memories.

Concept explainers

Embedded Software Development

Using specific programming languages (like C and C++) to write code for a specific hardware device in which it runs is called embedded software development. It makes the device smart by performing actions based on user's input which improves the user experience. They are designed to perform function-specific tasks rather than doing multiple tasks like computers. The embedded system is incredibly intuitive. An embedded software system could be a system developed and organized on any device, apart from an old-fashioned computer. It is the brain of a specific device; however, it is a solely useless tool and simple to elucidate what software system is embedded.

Question

I need please mcq

4) The version of DRAM, which can send data twice per clock eycle, once on the rising edge of the
clock pulse and once on the falling edge is called:
a) DDR-DRAM
b) CDRAM
c) RDRAM
d) SDRAM
5) In direct mapping cache memory, the Block number 5m-1 is mapping in cache line:
b) m-1
6) In CD-ROM format, when Mode 2, the size of user data is:
c) m
d) m+1
a) 0
a) Data field
b) Data field -
ECC Field
e) Data field +
ECC Field
d) ECC field
7) The IEEE 32-bit floating-point number (0 10000010 10001100000000000000000) represent of:
d) 7.443676776E38
a) 12.375
b) 4.375
c) 2.105497145E39
8) Execute the instruction: BSA X: X is memory location, need:
b) 3 steps and 3
u operations
a) 5 steps and 5
u operations
c) 5 steps and 3
u operations
d) 3 steps and 5
u operations
9) The time of Executing one instruction in 4 stage pipelining is ---- of the time when the instruction
execution in sequational process.
a) twice
b) equal
c) half
d) quarter
10) The registers are involves in Indirect Cycle are:
a) MAR, MBR,
b) MAR, MBR, PC
c) MAR, MBR, IR
d) MAR, MBR
Control unit.
20

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Step by step

Solved in 2 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

I have a little bit problem with my late quiz for computer architecture, I get the answer from my lecturer but I still don't feel fully understand, can I ask for some help: In a computer system, the memory has 32 blocks and the cache has 8 blocks. Assume there is only one word per block with 4 bytes in one word. The reference sequence in terms of word location is 0, 2, 4, 10, 5, 12, 8, 18, 13. If the cache is direct-mapped, how many misses do we have if the cache is initially empty? Can you give the hit or miss for each reference?
<5.3> Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of 32-bit hexadecimal memory addresses, given as byte addresses. 74, A0, 78, 38C, AC, 84, 88, 8C, 7C, 34, 38, 13C, 388, 18C For each of these references, identify the index and the tag, given a three-way set associative cache with two word blocks and a total of 24 words. List if each reference is a hit or a miss, assuming the cache is initially empty and show every entry to the cache, including the tag value and the addresses of all data items stored. Use hexadecimal or binary, whichever is easier.
For a system, RAM = 64KB, Block size = 4 bytes, Cache size = 128 bytes, Direct mapped cache.Calculate the Hit ratio while CPU runs program “Test_Cache”. Also count how many blocks arereplaced in cache memory assuming the cache is empty at the beginning.For the same RAM, block size and Cache memory, what would be the Hit ration in case of FullyAssociative Mapping?For the same RAM, block size and Cache memory, what would be the Hit ration in case of 4-way SetAssociative Mapping?Main Program—“Test_Cache”
3- What is the difference between: a- MOV BX,[1234H] and LEA BX,[1234H] b- LDS AX,[200H] and LES AXX,[200H] 4-Use MOV to load address of memory MEM1.
What is the point of using cache memory if we already have volatile RAM (Random Access Memory)?Transistors are used in both random-access memory (RAM) and cache memory. Is it conceivable, if at all possible, to employ just one kind of memory to carry out all of a computer's functions?
Let's pretend for a moment that we had a byte-addressable computer with 2-way set associative mapping, 16-bit main memory addresses, and 32 cache memory blocks at our disposal. Using the information that there are 8 bytes in each block, calculate the size of the offset field and show your results.
Section 5.5 states that modern server memory modules (DIMMs) employ SEC/DED ECC to protect each 64 bits with 8 parity bits. Compute the cost/ performance ratio of this code to the code from 5.9.1. In this case, cost is the relative number of parity bits needed while performance is the relative number of errors that can be corrected. Which is better?
Let's pretend for a moment that we have a byte-addressable computer with 16-bit main memory addresses and 32-bit cache memory blocks, and that it employs two-way set associative mapping. Knowing that each block has eight bytes, please calculate the size of the offset field and provide evidence of your calculations.
A computer is using a fully associative cache and has 216 bytes of main memory (byte addressable) and a cache of 64 blocks, where each block contains 32 bytes. a. How many blocks of main memory are there? b. What will be the sizes of the tag, index, and byte offset fields? c. To which cache set will the memory address 0xF8C9(hexadecimal) map?
Create a memory mapping from the cache memory of 512 MB to the main memory of 4 GB using the four-way set associative approach with a block size of 1 MB. Consider that each memory location may be accessed using a byte address.
4.19.16: [5] <COD §4.6>. In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapath have the following latencies: Also, assume that instructions executed by the processor are broken down as follows: (a) What is the clock cycle time in a pipelined and non-pipelined processor? (b) What is the total latency of an lw instruction in a pipelined and non-pipelined processor? (c) If we can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, which stage would you split and what is the new clock cycle time of the processor? (d) Assuming there are no stalls or hazards, what is the utilization of the data memory? (e) Assuming there are no stalls or hazards, what is the utilization of the write-register port of the "Registers" unit? No hand written and fast answer with explanation
Suppose that 16M × 16 memory built using 512K × 8 RAM chips and that memory is word addressable.1. a) How many RAM chips are necessary?2. b) If we were accessing one full word, how many chips would be involved? 3. c) How many address bits are needed for each RAM chip?4. d) How many banks will this memory have?5. e) How many address bits are needed for all memory?6. f) If high-order interleaving is used, where would address 14 (which is E in hex) be located?7. g) Repeat exercise 9f for low-order interleaving.