Consider a Computer which has a memory which is capable of storing 4096 K words and each word in memory can be of size 32 bits. The computer supports a total of “K” addressing modes, and it has “M” computer registers. The computer supports instructions, where each instruction consists of following fields:  Mode  Operation code  Register  Register  Memory Address Given that each instruction will be stored in one memory word, discuss with a suitable diagram the format of instruction by specifying number of bits for each field of instruction. Discuss each field of instruction. Note: Choose your own values for K (number of addressing modes) and M (number of Registers) k=8 m=50

Consider a Computer which has a memory which is capable of storing 4096 K words and each word in memory can be of size 32 bits. The computer supports a total of “K” addressing modes, and it has “M” computer registers. The computer supports instructions, where each instruction consists of following fields:  Mode  Operation code  Register  Register  Memory Address Given that each instruction will be stored in one memory word, discuss with a suitable diagram the format of instruction by specifying number of bits for each field of instruction. Discuss each field of instruction. Note: Choose your own values for K (number of addressing modes) and M (number of Registers) k=8 m=50

C++ for Engineers and Scientists

4th Edition

ISBN:9781133187844

Author:Bronson, Gary J.

Publisher:Bronson, Gary J.

Chapter2: Problem Solving Using C++using

Section2.3: Data Types

Problem 9E: (Practice) Although the total number of bytes varies from computer to computer, memory sizes of...

See similar textbooks

Similar questions

Question Show how the following values would be stored bybyte-addressable machines with 32- bit words, using little endianand then big endian format. Assume each value starts at address301816. Draw a diagram of memory for each, placing the appropriatevalues in the correct (and labeled) memory locations. a. 56789ABC16 b. 2014111910 The memory unit of a computer has256K words of 32 bits each. The computer has an instruction formatwith 4 fields: an opcode field; a mode field to specify 1 of 7addressing modes; a register address field to specify one of 16registers; and a memory address field. Assume an instruction is 32bits long. Answer the following: a. How large must the mode field be? b. How large must the register field be? c. How large must theaddress field be? d. How large is the opcode field? 4. In a computerinstruction format, the instruction length is 12 bits and the sizeof an address field is 4 bits. Is it possible to have: 13 2-address instructions 45 1-address instructions…
Consider a 32-bit computer with the MIPS assembly set, that executes the following code fragment loaded in memory in the address 0x0000000. li $t0, 1000 li $t1, 0 li $t2, 0 loop: addi $t1, $t1, 1 addi $t2, $t2, 4 beq $t1, $t0, loop This computer has a 4-way associative cache memory of 32 KB and lines of 16 bytes. Calculate the number of cache miss of the previous code, and the hit ratio, assuming that no other program is executing and that the cache memory is initially empty.
Let's pretend for a moment that we have a byte-addressable computer with fully associative mapping, 16-bit main memory addresses, and 32 blocks of cache memory. The following holds true if each block is 16 bits in size:a) Determine how many bytes the offset field is.Measure the tag field's width and height in pixels (b).
Consider a program that declares global integer variables x, y[10]. Thesevariables are allocated starting at a base address of decimal 1000. All thesevariables have been initialized to zero. The base address 1000 has been placed in$gp. The program executes the following assembly instructions:lw $s1, 0($gp)addi $s1, $s1, 25sw $s1, 0($gp)lw $s2, 12($gp)add $s2, $s2, $s1sw $s2, 8($gp)sw $s2, 12($gp) What are the memory addresses of variables x, y[0], and y[1]? What are the values of variables x, y[0], y[1], and y[2] at the endof the program?
10.- Consider the following code and pictureLoop1MOVLW 0x32MOVWF REG2DECFSZ REG2,FGOTO LOOP1 If the system clock frequency is aMHz and each machine cycle consumes 4 cycles of it. Calculate the delay time of the LOOP1 loop. Include the execution difference time of the DECFSZ instruction in the last cycle. Select an answerA) 0.6.sB) 6msC)6usD) 60us
Modiflow y the beprogram given to include response time program;FCFS CPU SCHEDULING ALGORITHM #include<stdio.h>#include<conio.h>main(){int bt[20], wt[20], tat[20], i, n; float wtavg, tatavg;clrscr();printf("\nEnter the number of processes -- "); scanf("%d", &n); for(i=0;i<n;i++){printf("\nEnter Burst Time for Process %d -- ", i); scanf("%d", &bt[i]);}wt[0] = wtavg = 0; tat[0] = tatavg = bt[0]; for(i=1;i<n;i++){wt[i] = wt[i-1] +bt[i-1];tat[i] = tat[i-1] +bt[i]; wtavg = wtavg + wt[i]; tatavg = tatavg + tat[i];}printf("\t PROCESS \tBURST TIME \t WAITING TIME\t TURNAROUND TIME\n");for(i=0;i<n;i++){printf("\n\t P%d \t\t %d \t\t %d \t\t %d", i, bt[i], wt[i], tat[i]);}printf("\nAverage Waiting Time -- %f", wtavg/n);printf("\nAverage Turnaround Time -- %f", tatavg/n); getch();}
Modiflow y the beprogram given to include response time program;FCFS CPU SCHEDULING ALGORITHM #include<stdio.h>#include<conio.h>main(){int bt[20], wt[20], tat[20], i, n; float wtavg, tatavg;clrscr();printf("\nEnter the number of processes -- "); scanf("%d", &n);for(i=0;i<n;i++){printf("\nEnter Burst Time for Process %d -- ", i); scanf("%d", &bt[i]);}wt[0] = wtavg = 0; tat[0] = tatavg = bt[0];for(i=1;i<n;i++){wt[i] = wt[i-1] +bt[i-1];tat[i] = tat[i-1] +bt[i]; wtavg = wtavg + wt[i]; tatavg = tatavg + tat[i];}printf("\t PROCESS \tBURST TIME \t WAITING TIME\t TURNAROUND TIME\n");for(i=0;i<n;i++){printf("\n\t P%d \t\t %d \t\t %d \t\t %d", i, bt[i], wt[i], tat[i]);}printf("\nAverage Waiting Time -- %f", wtavg/n);printf("\nAverage Turnaround Time -- %f", tatavg/n); getch();}
By assuming that X is the last digit of your student number and 3X is a two digitnumber, consider memory storage of a 64-bit word stored at memory word 3X ina byte-addressable memory(a) What is the byte address of memory word 3X?(b) What are the byte addresses that memory word 3X spans?(c) Draw the number 0xF1234567890ABCDE stored at word 3X in both big-endianand little-endian machines. Clearly label the byte address corresponding to eachdata byte value.
Please solve Q) which is a valid offset pair? A) DS:DI C) ES:SI B) CS:SP D) SS:BP Q) The number of General Purpose Registers present in 8086 microprocessor? 6 10 34 4 Q) With 20-bit address lines memory size of microprocessor would be? Q) Calculate the physical address of the segment offset pair 7213:5686 77686H 0C899H 777B9H 777B6H Q) ALU of 8086 is 20 bit 8 bit 16 bit 32 bit Q) Memory size of 8086 microprocessor is 4KB 256 bytes 128bytes 1MB Q) In 8086 data access by which register uses SS as the default segment register? Both SP and BP SP Dl BP Q) Flag resister is None of the above 20 bit 16 bit 8 bit Q) The starting address of the segment is called None of the above Effective address Base address Offset address Q) Instruction queue size in 8086 is 4 bytes 4 bits 6 bytes 6 bits Q) MOV CX, [481d] ; assuming DS= 2162H, logical address will be: Q) AL= 53 CL=29 ADD AL, CL DAA What is the value of AL after…
Unlike a byte that is always 8 bits, word size can vary from machine to machine. Let's say we have a 16-bit system (word size is 2 bytes) and a memory unit that has 10 address lines. Because there are 10 address bits, we can have 210 unique addresses, hence 1024 addresses. If we are working with something word-addressable, that means each word has a unique address, and we canstore 1024 words. The memory size is 1 kiloword, or equivalently, 2kilobytes because each word is 2 bytes long. The address of the first word is 0, the second word is 1, the third word is 2, and the last word is 1023.Now, with 4 address lines and a word size of 4 bits, what is the address of the last word?
Please if could, typed solution Consider a logical address space of 32 pages of 1024 words each, mapped onto a physical memory of 64 frames. How many bits are there in the logical address? How many bits are there in the physical address?
Let's say that p is a pointer to memory and the next four bytes in memory (in hex) beginning at p's address are: 89 AB CD EF. After the following code is run on a little-endian computer what are the values of x, y, and the four bytes in memory beginning at p's address. Answer for x and y in four digits of upper-case hexadecimal (eg, 0AC6). Answer for memory as eight digits of upper-case hexadecimal with a single space between each byte (eg, 89 AB CD EF). x: y: mem at p: