Discuss the memory components shown in Figure 1 and their relationship between access time, memory cost, and capacity of the memory hierarchy in the Pentium processor.

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question

a. Discuss the memory components shown in Figure 1 and their relationship between access time, memory cost, and capacity of the memory hierarchy in the Pentium processor.

a. Discuss the memory components shown in Figure 1 and their relationship between access time, memory cost, and capacity of the memory hierarchy in the Pentium processor.

Access time:
1 nanosecond
LI I-Cache
32 KВ
32B
L2
Main
CPU
Cache
memory
256 KB
8 GB
L1 D-Cache
32B
32 KВ
Access time:
1 nanosecond
Access time:
4 nanosecond
Access time:
100 nanosecond
Figure 1
Figure 1 illustrates a Pentium processor memory hierarchy.
The Pentium processor features two caches, L1 and L2. Both caches use a 32-byte block size. L1 is located next to the CPU, whereas L2 is located
between the processor and the main memory. Similar to other types of processors, the L1 cache is really two caches. The Pentium divides the L1
cache into a cache for instructions (called the I-cache) and a cache for data (called the D-cache).
Transcribed Image Text:Access time: 1 nanosecond LI I-Cache 32 KВ 32B L2 Main CPU Cache memory 256 KB 8 GB L1 D-Cache 32B 32 KВ Access time: 1 nanosecond Access time: 4 nanosecond Access time: 100 nanosecond Figure 1 Figure 1 illustrates a Pentium processor memory hierarchy. The Pentium processor features two caches, L1 and L2. Both caches use a 32-byte block size. L1 is located next to the CPU, whereas L2 is located between the processor and the main memory. Similar to other types of processors, the L1 cache is really two caches. The Pentium divides the L1 cache into a cache for instructions (called the I-cache) and a cache for data (called the D-cache).
Expert Solution
steps

Step by step

Solved in 2 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY