EXERCISE 5.9 Consider a family of logic gates that operates under the static discipline with the following voltage thresholds: VIL VIH = 3.5 V, and VOH = 4.4 V. 1.5 V, VOL 0.5 V, %3D a) Graph an input-output voltage transfer function of a buffer satisfying the four voltage thresholds. b) Graph an input-output voltage transfer function of an inverter satisfying the four voltage thresholds. c) What is the highest voltage that can be output by an inverter for a logical 0 output?

EXERCISE 5.9 Consider a family of logic gates that operates under the static discipline with the following voltage thresholds: VIL VIH = 3.5 V, and VOH = 4.4 V. 1.5 V, VOL 0.5 V, %3D a) Graph an input-output voltage transfer function of a buffer satisfying the four voltage thresholds. b) Graph an input-output voltage transfer function of an inverter satisfying the four voltage thresholds. c) What is the highest voltage that can be output by an inverter for a logical 0 output?

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

Question (1): In following circuit employing pass transistor logic ,all NMOS transistor are identical with theresold voltage of? V, Ignoring the vody effect, the output out-put voltage at p, q, r are hinds? V=1v Question (2): Evaluate the mode of operation and drain current of an Enhancement type n-MOS for following parameters?Vt=1v , β/kn =0.5 ma/v2 and λ =0.02v-1 ,Vgs=2v , Vds=2v
Assume that you need 0.6 V across RE to properlystabilize the current in the modified ECL gateas shown. Design the resistors in the gate fora logic swing of 0.4 V and an average current of1 mA through RB and RE . What are the minimumvalues of VEE and the value of VREF?
Sketch the VTC for a logic inverter with VoH = 5 V, Vol = 0.2 V, V.IL= 1.4 V, and VIH= 1.6 V. Also, determine the logic swing , transition width, and the noise margins.
A CMOS inverter has (W/L)N =2/1,(W/L)P =5/1 for VDD = 2.0 V, VTN =0.45 V, and VTP = −0.55 V. for VDD = 2.0 V, VTN = 0.55 V,and VTP = −0.45 V.What is the peak current in the logicgate and at what input voltage does it occur?
A certain packaged IC chip can dissipate 5W. Supposewe have a CMOSIC design that must fit on onechip and requires 10 million logic gates. What is theaverage power that can be dissipated by each logicgate on the chip? If the average gate must switch at100 MHz, what is the maximum capacitive load ona gate for VDD =3.3 V, 2.5 V and 1.8 V.
CMOS with a PDP of 50 fJ is to be used in a chipdesign that requires 100 million gates. The chip willbe placed in a package that can safely dissipate 40W. What is the minimum logic gate delay that canbe used in the design if all the gates operate at the same speed and 20 percent of the gates are switchingat any given time?
Find VH for an NMOS logic gate with a saturatedload if VT O = 0.6 V, γ = 0.6√V, 2φF = 0.6 V,and VDD = 3.3 V
using only nand gates and inverters and alternate symbols where appropriate, draw the logic for the equation: F(A,B,C) = Em(3,4,5,6,7) + Ed(0)
Find VH for an NMOS logic gate with a saturatedload if VT O = 0.75 V, γ = 0.75 √V, 2φF = 0.7 V,and VDD = 3.0 V
Draw the schematic for a four-input NOR gate witha saturated load device. What are the W/L ratios ofall the transistors, based on the reference inverter ? (b) What is VL if all the logic inputs are equal to 1?
What are the delay and power-delay product for the ECL gate as shown if IEE is changed to 0.5 mA, but the logic swing is maintained the same?
How would you manipulate this equation to get it into a format where you can draw it as a NAND and inverter gates logic diagram and a NOR and inverter gates logic diagram?