Answered: For a direct-mapped cache design with a…

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Concept explainers

Question

For a direct-mapped cache design with a 32-bit address, the following bits of
the address are used to access the cache. We assume that each word has 4 bytes. Hints:
this is a multiword block direct-mapped cache because each cache block (i.e., each cache
line or each cache entry) contains multiple words. The width of the “Byte offset” segment
is 2 (i.e., the lowest two bits of a 32-bit address), which indicates that each word has 4
bytes. The width of the “Block offset” segment (i.e., from the 2nd bit to the 5th bit of a 32-
bit address) determines the number of words per cache line.

A) What is the cache line size (in words)?

B) How many entries does the cache have?

C) What is the ratio between total bits required for such a cache
implementation over the data storage bits?

Tag Index
Offset
Block offset Byte offset
31–12
11-6
5-2
1-0

Expert Solution

Trending now

This is a popular solution!

Step by step

Solved in 2 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions