Given an amplifier is designed by cascading self-bias JFET circuit and voltage-divider BJT circuit as shown in Figure 1. The first stage of the amplifier has yos of 50 µS while second stage amplifier has hoe of 20 µS. As a design engineer, you are required to provide the derivation, consideration and assumption that have been taken in your calculation to determine: (a) Overall voltage gain (b) Vo if V, = 2 mV (c) Vioad if a Rioad = 10 kn is connected at the output and the conclusion that can be made as comparison with answer of ii)

Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
icon
Related questions
Question
100%
Given an amplifier is designed by cascading self-bias JFET circuit and voltage-divider BJT circuit as
shown in Figure 1. The first stage of the amplifier has yos of 50 µS while second stage amplifier has hoe
of 20 µS. As a design engineer, you are required to provide the derivation, consideration and
assumption that have been taken in your calculation to determine:
(a)
Overall voltage gain
(b)
V, if V; = 2 mV
(c)
Vioad if a Rioad
10 kN is connected at the output and the conclusion that can be made as
comparison with answer of ii)
+16V
1.8 k
24 k
2.7 k
0.1uF
Fovo
0.05 uF
Ioss- 6 mA
Beta = 150
Vp=3V
10 M
330
-8.2 k
100uF
22 k2
100uF
Figure 1
두
Transcribed Image Text:Given an amplifier is designed by cascading self-bias JFET circuit and voltage-divider BJT circuit as shown in Figure 1. The first stage of the amplifier has yos of 50 µS while second stage amplifier has hoe of 20 µS. As a design engineer, you are required to provide the derivation, consideration and assumption that have been taken in your calculation to determine: (a) Overall voltage gain (b) V, if V; = 2 mV (c) Vioad if a Rioad 10 kN is connected at the output and the conclusion that can be made as comparison with answer of ii) +16V 1.8 k 24 k 2.7 k 0.1uF Fovo 0.05 uF Ioss- 6 mA Beta = 150 Vp=3V 10 M 330 -8.2 k 100uF 22 k2 100uF Figure 1 두
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 5 steps with 1 images

Blurred answer
Knowledge Booster
Multistage amplifier
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,