Gray codes have a useful property in that consecutive numbers differ in only a single bit position. Design a 3-bit modulo 8 Gray code counter FSM ( according to fsm design steps)with no inputs and three outputs. (A modulo N counter counts from 0 to N1, then repeats. For example, a watch uses a modulo 60 counter for the minutes and sec- onds that counts from 0 to 59.) When reset, the output should be 000. On each clock edge, the output should advance to the next Gray code. After reaching 100(binary), it should repeat with 000

Gray codes have a useful property in that consecutive numbers differ in only a single bit position. Design a 3-bit modulo 8 Gray code counter FSM ( according to fsm design steps)with no inputs and three outputs. (A modulo N counter counts from 0 to N1, then repeats. For example, a watch uses a modulo 60 counter for the minutes and sec- onds that counts from 0 to 59.) When reset, the output should be 000. On each clock edge, the output should advance to the next Gray code. After reaching 100(binary), it should repeat with 000

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter3: Data Representation

Section: Chapter Questions

Problem 27VE: Data represented in ________ is transmitted accurately between computer equipment from different...

See similar textbooks

Similar questions

Data represented in ________ is transmitted accurately between computer equipment from different manufacturers if each computer’s CPU represents real numbers by using an IEEE standard notation.
A Gray code is a sequence of binary numbers with the property that no more than 1 bit changes in going from one element of the sequence to another. For example, here is a 3-bit binary Gray code: 000, 001, 011, 010, 110, 111, 101, and 100. Using three D flip-flops and a PLA, construct a 3-bit Gray code counter that has two inputs: reset, which sets the counter to 000, and inc, which makes the counter go to the next value in the sequence. Note that the code is cyclic, so that the value after 100 in the sequence is 000.
Design a circuit that has two inputs X, and S, where X represents an 8-bit BCD number, S is a sign bit. The circuit has one output Y, which is the Binary representation of the signed-magnitude BCD number. A negative output is represented in the Binary 2’s- complement form. You need to think of two design alternatives. Submission guidelines: 1. You should write a report that at least contains the following sections: 1. Problem definition. 2. Design alternatives : 2.1. Alternative 1 block diagram 2.2. Alternative 2 block diagram 3. Design selection criteria 4. Detailed circuit design of the selected alternative. 5. Verilog modules, and simulation results for all modules, and for the whole circuit of the selected alternative .
Transmitted messages often include a parity bit whose value is combined with a data byte toproduce an even number of 1 bits. Suppose a message byte in the AL register contains01110101. Show how you could use the Parity flag combined with an arithmetic instructionto determine if this message byte has even or odd parity.
A video system can take videos from one of the two video sources, but can only display one source at a provided time. Each source outputs a stream of digitized videos on its 8-bit output. A switch with a single-bit output determines which of the two 8-bit streams will be passed on a display’s single 8-bit input. Implement a circuit that combines the two video sources, the switch, and the display. Use either ONE of the following: a single mux AND/OR an N-bit mux decoder
Design a sequence detector of the pattern 0100 where the circuit accepts a serial bit stream *X" as input and produces a serial bit stream *2° as outputWhenever the bit pattern *0100* appears in the input stream, it outputs 2 = 1: at all other times, 2 = Q Overlapping occurrences of the pattern are also detected,
Design a sequential circuit that outputs 2’s complement of a bit sequence. The bit sequence will be given to the circuit in reverse order. For instance, if the given bit sequence is 0010101000, the circuit should output 1101011000.
Design a circuit that takes three bits, X2, X1, X0 as input and produces one output, F. F is 1 if and only if 2<=X<=5 when X = (X2, X1, X0) is read as an unsigned integer. For example, if X2=1, X1=0, and X0=0, then the unsigned binary value is 100, which is 4, so the output would be 1. Your Assignment For This Problem Includes the Following Design the necessary circuit using Logisim to implement the situation described above. Use Kmaps for simplification. Be VERY careful to get the correct functions for your output before simplifying and designing the circuit with Logisim. You should minimize the circuit. Your circuit should have three inputs and one LED output. All inputs (X2, X1, X0) and output (F) should be labeled (in Logisim, not by hand). Please use these names to indicate the inputs and output so all projects are consistent. You should also include your name as a label on the circuit. Test your circuit to be sure it is working correctly.
Assume we have a 16-bit Arithmetic Logic Unit (ALU) that has three inputs and three outputs. List the inputs and outputs in binary for the ALU if we are using it to determine if X = 2510 < Y = 3210. The ALU. Use 16 bits or 1 bit to represent the inputs and outputs as appropriate. The value for ALU operation will be (11)2 for Set on Less Than.
) The following pseudo code converts an input value of a single decimal number from 1 ≤ n ≥15 into a single hexadecimal digit. Translate this pseudo code into MIPS assembly.main{ String a[16] a[0] = "0x0" a[1] = "0x1" a[2] = "0x2" a[3] = "0x3" a[4] = "0x4" a[5] = "0x5" a[6] = "0x6" a[7] = "0x7" a[8] = "0x8" a[9] = "0x9" a[10] = "0xa" a[11] = "0xb" a[12] = "0xc" a[13] = "0xd" a[14] = "0xe" a[15] = "0xf" int i = prompt("Enter a number from 0 to 15 ") print("your number is " + a[i]}
The decoder translates the binary value into a decimal value. The following figure shows a block diagram of 3-bit binary decoder. The 3-to-8 decoder has three inputs A2, A1 and A0, and eight outputs, i.e. Y7 through Y0. Answer the following questions. (Note: You should show all the steps) a) If the inputs A2 A1 A0 = 0 0 0, what are the outputs Y7 – Y0? b) If the inputs A2 A1 A0 = 1 0 0, what are the outputs Y7 – Y0?
Consider this 1-bit ALU design, as shown in class (note that the rounded rectangles controlled by Ainvert, Binvert, and Operation represent multiplexers): If I want Result to be the result of a - b, then what value do each of these other inputs need to be? Ainvert : 0 or 1 Binvert : 1 or 0 CarryIn: 1 or 0 Operation : 00 , 01, 10, 11 which one ?