preview

“Asynchronous V/S Synchronous Circuits”

Better Essays

TERM PAPER ON

“ASYNCHRONOUS v/s SYNCHRONOUS CIRCUITS”

COMPUTER ORGANIZATION AND ARCHITECTURE
(CSE 2011)

SUBMITTED BY:- RAGHVENDRA SINGH

ACKNOWLEDGEMENT I would like to take this opportunity to thank certain people without whom I would not have been able to make this project report.
Firstly, I would like to express my gratitude towards my teacher, Mr. Harshpreet Singh Walia, Assistant Professor, Department of CSE, for his kind co-operation and encouragement which helped me in completion of this project.
I am highly indebted to my friends for their guidance and constant supervision as well as for providing necessary information regarding the project.
Lastly, I would like to thank my family members who …show more content…

2) Lower power dissipation for a given performance level
3) Highest possible execution speeds.

Disadvantages 1. The biggest disadvantage of the clockless CPU is that most CPU design tools assume a clocked CPU (i.e., a synchronous circuit). Many tools "enforce synchronous design practices". Making a clockless CPU (designing an asynchronous circuit) involves modifying the design tools to handle clockless logic and doing extra testing to ensure the design avoids metastable problems. 2. Hardware effort may be up to double the number of circuit elements (transistors) depending on level. 3. Serial designs benefit more than massively parallel ones. 4. Requires people experienced in synchronous design to learn a new style. 5. Synchronous designs are inherently easier to debug than asynchronous designs. 6. Performance analysis of asynchronous circuits may be challenging.

Clock Signal
In electronics and especially synchronous digital circuits, a clock signal is a particular type of signal that oscillates between a high and a low state and is utilized like a metronome to coordinate actions of circuits. Although the word signal has a number of other meanings, the term here is used for "transmitted energy that can carry information".
A clock signal is produced by a clock generator. Although more complex arrangements are used, the most common clock signal is in the form of a square wave with a 50% duty cycle, usually

Get Access