1) Choose the correct answer of the following: 1) The bus used to connect the cache memory to main memory is, c) System bus 2) Computer architecture in which Data and instructions are stored in a single read-write memory is: c) Modified Harvard a) local bus b) PCI bus d) ISA Bus d) None of the mentioned a) Harvard b) von Architecture Neumann 3) Memory hierarchy, the relation between inboard memory and off-line storage, the inboard are: b) cheaper, faster. c) larger, faster. d) None of the mentioned a) cheaper, larger. 4) The version of DRAM, which can send data twie per elock cycle, once on the rising edge of the clock pulse and once on the falling edge is called: a) DDR-DRAM b) CDRAM c) RDRAM d) SDRAM

1) Choose the correct answer of the following: 1) The bus used to connect the cache memory to main memory is, c) System bus 2) Computer architecture in which Data and instructions are stored in a single read-write memory is: c) Modified Harvard a) local bus b) PCI bus d) ISA Bus d) None of the mentioned a) Harvard b) von Architecture Neumann 3) Memory hierarchy, the relation between inboard memory and off-line storage, the inboard are: b) cheaper, faster. c) larger, faster. d) None of the mentioned a) cheaper, larger. 4) The version of DRAM, which can send data twie per elock cycle, once on the rising edge of the clock pulse and once on the falling edge is called: a) DDR-DRAM b) CDRAM c) RDRAM d) SDRAM

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Question 15 kk .Consider a microprocessor system where the processor has a 16-bit data bus and a 20-bit address bus. Determine (in bytes) the maximum size of the bit-addressable memory that can be connected to this processor. In continuation to the previous exercise, now consider a byte-addressable memory with a 32-bit address bus. What is the maximum memory size (in bytes) that can be accessed? Full explain this question and text typing work only We should answer our question within 2 hours takes more time then we will reduce Rating Dont ignore this line
6. Assume that two numbers: dividend and divisor are saved in memory address M1 and M2 respectively. Quotient and remainder should be saved in R1 and R2 respectively. Write assembly language instructions and then list microoperations for each instruction and list the control signals required to be activated for each microoperation. MBR is used as buffer for any register to register transfer operation. Signal Description: Control signals operation Comments C0 MAR to RAM (through address bus) C1 PC to MBR C2 PC to MAR C3 MBR to PC C4 MBR to IR C5 RAM to MBR C6 MBR to ALU C7 Accumulator to ALU C8 IR to MAR C9 ALU to Accumulator C10 MBR to Accumulator C11 Accumulator to MBR C12 MBR to RAM (through data bus) C13 IR to Control Unit C14 MBR to R1 C15 MBR to R2 C16 MBR to R3 C17 MBR to R4…
Assume P stands for processors and M stands for Memory for a multiprocessor system. Implement parallel computing using fully connected crossbar switch allowing connections between the pairs (P1, M3), (P2, M1), (P3, M5), (P4, M4), (P5, M2), (P6, M6), (P7, M10), (P8, M9), (P9, M8) and (P10, M7) at the same time. Use diagram to illustrate your answer. dont copy answer from internet
d Since the patterns of access for instructions and data differ, it is common to providing separate instruction and data caches (often L1). True False e The number of compulsory misses can never be reduced. True False
SUBJECT: COMPUTER ORGANASATION 1. a. How many address bits are required to access 256K words of memory? b. How many bytes of memory can be addressed by 24 address bits?
Show how the following values would be stored by byte addressable machines with 32- bit words, using the little endian and then big endian. Assume each value starts at address 10 base 16. Draw a diagram of memory for each, placing the appropriate values in the correct (and labeled) memory locations. a. 456789A116 b. 0000058A16
1. Write about the entire details of memory structure design and characteristics. 2. How much the number of bits calculation required for the logical address, if you considered the segment size is 1 k bytes and there are 32 segments? 3. In a paging model system, if a page size of 512 bytes and containing 64 entries of 11 bit each (including valid and invalid bit). How much the size of the physical address space needed?
QUESTION ONE (1) 1. The hypothetical machine has two I/O instructions: 0011 = Load AC from I/O 0111 = Store AC to I/O In these cases, the 12-bit address identifies a particular I/O device. List the steps for every execution for the following program and illustrate using table that explain the process below : a. Load AC from device 5. b. Add contents of memory location 940. c. Store AC to device 6. d. Assume that the next value retrieved from device 5 is 3 and that location 940 contains a value of 2.
Iwill all steps for The following diagram shows some registers like processor registers R1 and R2, Program counter PC and Index Register XR along with their corresponding values. It also shows a memory with some instructions like instruction A and next instruction. The memory holds instruction B which consists of four fields as given above. First field of instruction represents the addressing Mode (I), second field specifies Opcode (operation code) ADD representing operation addition, the third field represents Address field 1 and the fourth field represents Address field 2. Consider the following addressing modes, evaluate the result of execution of above instruction by giving steps of evaluation for each addressing mode for the scenario given above. Ø Immediate Mode Ø Direct Mode Ø Register Ø Relative Mode Ø Index Mode Choose your own values for variables (v – w), T1, T2. Choose any one of the given value for T3 (200 or 300). V=700 W=870 T1=100 T2=200 T3=300
Please solve, Topic: Microprocessor Q1a) AL= 73 CL=29 ADD AL, CL DAA What is the value of CF after execution? 0 1 Q 1b) MOV CX, [481d] ; assuming DS= 2162H, logical address will be?
Explain the relationship among physical address, segment address, and offset address. Discuss thenon-overlapping memory segmentation and overlapping memory segmentation?
Consider the main memory size of 128 kB, Cache size of 16 kB, Block size of 256 B with Byte addressable memory. What is the physical address split for 2-way, 4-way and 8-way set associative?