PLEASE HELP // It is important that each line of code is commented succinctly with enough// clarity so anyone can follow the logic behind your code. Again writing comment// is part of the solution, code without sufficient comments even if it is// correct will only receive half of the grade.// Please describe all Registers used and their specific purpose in the code,// where each register is listed on a separate row and identified by register name,// as well as any labels used and their purpose on separate rows.// Problem 2 (submit triangle-specification.txt & triangle.s)// 2.1. Read the C code snippet below and write a specification that is sufficient to explain what the code does but not how it does it.// 2.2. Write a MIPS assembly program that satisfy the specification. Since the specification only explains the "what" but not the "how", you have the option to write theMIPS assembly program in a different way that is not exactly according to the C code.// 2.3. Write a test program that evaluates whether the assembly program you wrote works correctly according to the specification.#include int main (void) {for (int i = 1; i <= 10; i++) {for (int j = 0; j < i; j++) {printf("*");}printf("\n");};return 0;Windows Ink Workspace

Name: PLEASE HELP // It is important that each line of code is commented suc
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: PLEASE HELP // It is important that each line of code is commented succinctly with enough// clarity so anyone can follow the logic behind your code. Again writing comment// is part of the solution, code without sufficient comments even if it is// cor

According to the Question, we have to explain line by line the C programming code using comment…

Engineering

Computer Science

// 2.1. Read the C code snippet below and write a specification that is sufficient to explain what the code does but not how it does it. // 2.2. Write a MIPS assembly program that satisfy the specification. Since the specification only explains the "what" but not the "how", you have the option to write the MIPS assembly program in a different way that is not exactly according to the C code. // 2.3. Write a test program that evaluates whether the assembly program you wrote works correctly according to the specification. #include int main (void) { for (int i = 1; i <= 10; i++) { for (int j = e;j< i; j++) { printf("*"); printf("\n"); }; return e; Windows Ink Workspace

// 2.1. Read the C code snippet below and write a specification that is sufficient to explain what the code does but not how it does it. // 2.2. Write a MIPS assembly program that satisfy the specification. Since the specification only explains the "what" but not the "how", you have the option to write the MIPS assembly program in a different way that is not exactly according to the C code. // 2.3. Write a test program that evaluates whether the assembly program you wrote works correctly according to the specification. #include int main (void) { for (int i = 1; i <= 10; i++) { for (int j = e;j< i; j++) { printf("*"); printf("\n"); }; return e; Windows Ink Workspace

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 15VE: A(n) ________________ instruction always alters the instruction execution sequence. A(n)...

See similar textbooks

Similar questions

A subtraction instruction takes two operands, subtracts the first from the second, and the result goes into the second. Write a 16-bit subtraction instruction, where... The first operand is stored at the memory address contained within the %edx register. (NOTE: To be clear, the %edx register contains the memory address OF the operand, not the operand itself! Recall the syntax of "indirect addressing," to use here.) The second operand -- also where the result shall be stored -- is stored directly in the 16-bit %bp register. Type the appropriate assembly language instruction here:
witch of the following is the mode of addressing specifies the index of a register where the value of interest is located: A immediate addressing B pseudo-direct addressing C base (or displacement) addressing D register addressing E PC-relative addressing
*ASSEMBLY LANGUAGE* A subtraction instruction takes two operands, subtracts the first from the second, and the result goes into the second. Write a 16-bit subtraction instruction, where... The first operand is stored at the memory address contained within the %edx register. (NOTE: To be clear, the %edx register contains the memory address OF the operand, not the operand itself! Recall the syntax of "indirect addressing," to use here.) The second operand -- also where the result shall be stored -- is stored directly in the 16-bit %bp register.
Assume that the operation times of one add instruction for the major functional units are 325 ps for memory access, 185 ps for ALU operations and 125 ps for register file read/writes. Please fill the table first and perform the following a )What is the total cycle in single-cycle implementation? b )What is the total cycle in pipelining implementation? c) What is the total cycle in pipelining implementation if there are 5 million add instructions? d) What is the total cycle in pipelining implementation for 5 million add instructions, if the stages are balanced? e)What is the speed up of pipelining implementation over single-cycle implementation?
For the following code, explain what the register file and forwarding unit are doing during thefifth cycle of execution. If any comparisons are being made, mention them. Remember, usethe forwarding unit from class, not the book. LOOP:LDUR X1, [X6, #40]ADD X5, X5, X8ADD X6, X6, X8STUR X1, [X5, #20]CBZ X1, LOOP
For sub $rd, $rs, $rtReg[rd] = Reg[rs] + Reg[rt] - Which resources (blocks) perform a useful function for the given instructions? - Use the following diagram for each instruction and trace its flow(use pen or highlighter) for the execution of that instruction. - List the units that are used for each instruction. (I mainly need help with tracing, please and thank you)
Table 4 is showing the address location of the instructions stored in the memory. Please refer to Table 4 in order to answer Question 4 (i) to (v). Table 4 No Address Instruction 1 x3000 1 1 1 0 0 0 1 0 1 1 1 1 1 1 1 1 2 x3001 0 1 0 1 0 1 1 0 1 1 1 0 0 0 0 0 3 x3002 0 1 0 1 0 1 0 0 1 0 1 0 0 0 0 0 4 x3003 0 0 0 1 0 1 0 0 1 0 1 0 1 1 0 0 5 x3004 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1 6 x3005 1 1 1 1 1 0 0 0 0 0 1 0 0 0 0 1 7 x3006 0 0 0 1 0 1 1 0 1 1 0 0 0 0 0 1 8 x3007 0 0 0 1 0 0 1 0 0 1 1 0 0 0 0 1 9 x3008 0 0 0 1 0 1 0 0 1 0 1 1 1 1 1 1 10 x3009 1 1 1 1 0 0 0 0 0 0 1 0 0 1 0 1 Answer all the following questions by referring to the ISA table provided in Appendix A (located at the second last page of this document). 1. List down the trap vectors that are found in the program code and state its routines. 2. List down all registers that are found in the program code. 3. List down the…
You must show all work for every problem that requires it. The point values for problems may be changed at the professor's discretion. Read each question carefully and follow the instructions. A computer hardware as the following latency for its instructions in Pico seconds: Type Instruction Memory Register Read ALU Operation Data Memory Register Write Total R-Format 250 150 200 0 20 620 lw 250 150 200 250 20 870 sw 250 150 200 250 0 850 beq 250 150 200 0 0 600 J 250 0 0 0 0 250 For a single-cycle implementation what Clock Rate does the machine needs to operate at? For a multi-cycle implementation what Clock Rate does the machine needs to operate at? Provide the type, assembly language instruction and binary representation of instructions described by the following MIPS fields: Op=0x0, rs=3, rt=2, rd=3, shamt=0, funct=34 Op=0x23, rs=3, rt=1, const=0x4 In the snippet of assembly code below, how many times is…
Instruction and data addresses are stored in separate registers, and the CPU uses values to access memory locations. To do this, use the above statement as a guide and list all of the registers that are used in the aforementioned processes.
Question1: Multiple Choice: (please leave it to other tutors who can answer all my sub-question since this is my last question for this month) 2-The elements of the ISA for a particular type of CPU include a. addressing modes b. data types c. instructions d. a and b e. a, b and c Question 2: Perform the following logical operations and express your answers in hexadecimal notation. x3487 AND x7254 xABCD or x3234 xF098 XOR x3344
An instruction is stored at location100 with its address field at location 110. The address field has the value 300. The value at location 200 is 300, at 300 is 400, and at 400 is 500. Draw a memory diagram to describe this data. Evaluate the effective address and the operand, if the addressing mode of the instruction is (i) Direct (ii) Indirect, and (iii) Immediate. explain in detail.
Computer Organization The logical instructions above are not included in the MIPS instruction set, but are described above. If the value of $t2 = 0x00FFA5A5 and the value of $t3 = 0xFFFF003C, what is the result in $t1? (a and b)