A nonpipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. How- ever, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz. a. What is the speedup achieved for a typical program? b. What is the MIPS rate for each processor?

Systems Architecture
7th Edition
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Stephen D. Burd
Chapter4: Processor Technology And Architecture
Section: Chapter Questions
Problem 1RP
icon
Related questions
Topic Video
Question
A nonpipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per
instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. How-
ever, due to internal pipeline delays, such as latch delay, the clock rate of the new
processor has to be reduced to 2 GHz.
a. What is the speedup achieved for a typical program?
b. What is the MIPS rate for each processor?
Transcribed Image Text:A nonpipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. How- ever, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz. a. What is the speedup achieved for a typical program? b. What is the MIPS rate for each processor?
Expert Solution
steps

Step by step

Solved in 2 steps

Blurred answer
Knowledge Booster
Instruction Format
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Systems Architecture
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning