7.8 A two-way set-associative mapped cache has16 blocks, with eight words per block. The size of mainmemory is 21° words, and the cache is initially empty.Access time of the cache is 40 ns, and the time requiredto transfer eight words between main memory and thecache is 1 us.(a) Compute the sizes of the tag, set, and word fields.(b) Compute the hit ratio for a program that executesfrom memory locations 20–45, then loops four timesfrom memory locations 28-45 before halting. Assumethat when there is a miss, the entire cache slot is filled inand the first word is not seen by the CPU until the1us,entire slot is filled. That is, assume load-through is notused. Initially, the cache is empty. 300 Chapter 7 Memory(c) Compute the effective access time for the programdescribed in part (b) above.7.9 Compute the total number of bits of storage neededfor the associative mapped cache shown in Figure 7-19and the direct mapped cache shown in Figure 7-21.Include valid, dirty, and tag bits in your count. Assumethat the word size is eight bits.

Given: Number of blocks in the cache= 16 blocks number of cache lines will be = 16

A two-way set-associative mapped cache has 16 blocks, with eight words per block. The size of main memory is 21° words, and the cache is initially empty. Access time of the cache is 40 ns, and the time required to transfer eight words between main memory and the cache is 1 us. (a) Compute the sizes of the tag, set, and word fields. (b) Compute the hit ratio for a program that executes from memory locations 20-45, then loops four times from memory locations 28-45 before halting. Assume that when there is a miss, the entire cache slot is filled ir 1 us, and the first word is not seen by the CPU until the entire slot is filled. That is, assume load-through is no Ised. Initially, the cache is empty.

A two-way set-associative mapped cache has 16 blocks, with eight words per block. The size of main memory is 21° words, and the cache is initially empty. Access time of the cache is 40 ns, and the time required to transfer eight words between main memory and the cache is 1 us. (a) Compute the sizes of the tag, set, and word fields. (b) Compute the hit ratio for a program that executes from memory locations 20-45, then loops four times from memory locations 28-45 before halting. Assume that when there is a miss, the entire cache slot is filled ir 1 us, and the first word is not seen by the CPU until the entire slot is filled. That is, assume load-through is no Ised. Initially, the cache is empty.

Computer Networking: A Top-Down Approach (7th Edition)

7th Edition

ISBN:9780133594140

Author:James Kurose, Keith Ross

Publisher:James Kurose, Keith Ross

Chapter1: Computer Networks And The Internet

Section: Chapter Questions

Problem R1RQ: What is the difference between a host and an end system? List several different types of end...

See similar textbooks

Related questions

Q: Suppose a computer using set associative cache has 221 words of main memory and a cache of 64…

A: I have answered this question in step 2.

Q: Suppose a computer using set associative cache has 221 words of main memory and a cache of 64…

A: Given Associative cache 221 words of main memory cache 64 blocks(each cache block contains 4 words)

Q: Suppose a computer using set associative cache has 221 words of main memory and a cache of 64…

A: Here is the solution:-

Q: Suppose a byte-addressable computer using set associative cache has 216 bytes of main memory and a…

A: Answer 1. 16 bits in an address cache contain 2^5 block. but each set must have 2 blocks so we have…

Q: Assume a cache system has been designed such that each block contains 4 words and the cache has 1024…

A: Given: Assume a cache system has been designed such that each block contains 4 words and the cache…

Q: Assume a cache system has been designed such that each block contains 4 words and the cache has 1024…

Q: Consider a cache with a line size of 32 bytes and a main memory that requires 30 ns to transfer a…

Q: For a direct-mapped cache design with a 64-bit address, the following bits of the address are used…

A: 5.1) We know that the block size can be determined by looking into the offset bits. In this question…

Q: Consider a single-level cache with an access time of 2 ns, a line size of 64 bytes, and a hit ratio…

A: Introduction: A cache miss is where the information asked for preparing by a part or application…

Q: Consider a 2-way set associative cache with 32-bit address. The block offset takes 5 bits, the index…

A: Eасh set соntаins twо wаys оr degrees оf аssосiаtivity. Eасh wаy соnsists оf а dаtа…

Q: Assume a cache of 1 MB organized as 32 bytes each line. The main memory is 256 MB. a. Determine the…

A: (a) number of blocks = 2^20 / 32 = 2^15 =32*1024=32768so there are 32768 blocks in main memory . (b)…

Q: Assume a cache of 1 MB organized as 32 bytes each line. The main memory is 256 MB. a. Determine the…

A: Cache is =1MB; and main memory=256MB; and the line size is =32bytes The number of…

Q: Suppose a byte-addressable computer using set-associative cache has 216 bytes of main memory and a…

A: Given: Block size = 8 bytes = 23 bytes = 23 wordsTherefore, Number of bits in the Word field = 3…

Q: For a direct-mapped cache design with a 64-bit address, the following bits of the address are used…

Q: For a direct-mapped cache design with a 32-bit address, the following bits of the address are used…

A: Directly Mapped : Index Bits = 4 Offset : 6 Total bits : 32

Q: Consider a fully-associative cache of size 4. Each slot in the cache can have just one item (i.e.…

A: Fully -associative cache

Q: Suppose a computer using fully associative cache has 216 bytes of byte-addressable main memory and a…

A: Fully-associative cache: A fully associative cache is more flexible mapping than direct mapping. In…

Q: Suppose we have a system with the following properties:The memory is byte addressable.Memory…

A: Cache block offset bits = log 4 = 2 bits Total number of set index bits = 2 bits Cache tag bits = 12…

Q: Suppose a computer using fully associative cache has 224 bytes of byte-addressable main memory and a…

A: Size of tag and offset fields The memory with 224 bytes consists of 24 addressable bytes. Hence 24…

Q: Consider a byte-addressable computer with 32-bit addresses, a cache capable of storing a total of…

A: Answer to the above question is in step2.

Q: Consider a system with 4-way set associative cache of 256 KB. The cache line size is 8 words (32…

A: Introductions : Given , 4- way set associative cachecache size = 256 KB Block size = 8 word we have…

Q: For a direct-mapped cache design with a 16-bit address, the following bits of the address are used…

A: Introduction :Given , Direct mapped cache design address size = 16 bits we have to find the ratio…

Q: Suppose a computer using set associative cache has 216 words of main memory and a cache of 128…

A: Given Data: Size of Main Memory = 216 words Size of Cache = 128 block The Cache is 4-way Set…

Q: Assume the address format for a fully-associative cache is as follows: 6 bits 2 bits Tag Offset…

A: please see the next step for solution

Q: Cache Mapping Technique 1. Suppose a computer using direct-mapped cache has 2 bytes of…

Q: A computer using direct mapping cache has 256Mbytes of byte addressable main memory and cache size…

A: Size of Cache block =8 byts No of bits for Block offset = log2(8)=3 bits No of cache lines are 32K…

Q: A computer using direct mapping cache has 256Mbytes of byte addressable main memory and cache size…

A: GIVEN, main memory size = 256 Mbytes ; 28 + 220…

Q: For a direct-mapped cache design with a 64-bit address, the following bits of the address are used…

A: ANSWER:-

Q: Suppose a computer using direct mapped cache has 236 bytes of byte-addressable main memory and a…

A: Actually, cache memory is a fast access memory.