Assume that the microprocessorcan directly address 64K with a and 16data pins The memory map for 16K x16 RAM system that design by using8KX8 RAM areO None of themC000-DFFF, A000-BFFF, 8000-9FFF, 6000-ZEFF0000-1FFF , 2000-3FFF, 4000-5FFF, 6000-ZEFF1000-1FFF, 2000-2FFF, 4000-4FFF, 8000-8FFFE000-EFFF, D000-DFFF, B000-BFFF, 7000-ZEFF

Name: Assume that the microprocessorcan directly address 64K with a and 16d
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: Assume that the microprocessorcan directly address 64K with a and 16data pins The memory map for 16K x16 RAM system that design by using8KX8 RAM areO None of themC000-DFFF, A000-BFFF, 8000-9FFF, 6000-ZEFF0000-1FFF , 2000-3FFF, 4000-5FFF, 6000-ZEFF10

Engineering

Computer Science

Assume that the microprocessor can directly address 64K with a and 16 data pins The memory map for 16K x 16 RAM system that design by using 8KX8 RAM are None of them C000-DFFF, A000-BFFF, 8000-9FFF, 6000- ZEFF 0000-1FFF , 2000-3FFF, 4000-5FFF, 6000- ZEFF 1000-1FFF, 2000-2FFF, 4000-4FFF, 8000-8FFF E000-EFFF, D000-DFFF, B000-BFFF, 7000- ZEFF

Assume that the microprocessor can directly address 64K with a and 16 data pins The memory map for 16K x 16 RAM system that design by using 8KX8 RAM are None of them C000-DFFF, A000-BFFF, 8000-9FFF, 6000- ZEFF 0000-1FFF , 2000-3FFF, 4000-5FFF, 6000- ZEFF 1000-1FFF, 2000-2FFF, 4000-4FFF, 8000-8FFF E000-EFFF, D000-DFFF, B000-BFFF, 7000- ZEFF

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses. Program S contains nothing but simple instructions. Program C executes 70% simple instructions and 30% complex instructions. Which processor will execute program S more quickly? Which processor will execute program C more quickly? At what percentage of complex instructions will the performance of the two processors be equal?
Assume that the microprocessor can directly address 1M with a and 8 data pins. The maximum RAM system can design by using the following RAM chips is. Size of RAM chip Number of Chips 2K × 4 6 4K × 4 7 1k × 4 512 × 8 5 10 a. 27k × 8 b. 26k × 8 c. None of them d. 24k × 8 e. 25k × 8
The register content for an Intel 8086 microprocessor is as follows:CS = 1000H, DS = 2000H, SS = 5000H, SI = 2000H, DI = 4000HBX = 6783H, BP = 7000H, AX = 29FFH, CX = 8793H, DX = A297HCalculate the physical address of the memory where the operand is stored and the contents of the memory locations in each of the addresses shown below: a) MOV [SI], ALb) MOV [DI+6H], BXc) MOV [SI+BX–11], AXd) MOV [DI][BX]+28H, CXe) MOV [BP][SI]+17, DX
Assume that the microprocessor can directly address 64K with a and 16 data pins The memory map for 16K x 16 RAM system that design by using 8KX8 RAM are
We want to build a byte organized main memory of 8 GB for a 32-bit CPU architecture composed ofbyte organized memory modules of 30-bit address and 8-bit data buses each.a) Draw the interface of the main memory by clearly indicating the widths of the buses.b) How many memory modules would be necessary to build the memory system?c) Design the main memory internal organization built out of the above memory modules (usemultiplexers and/or decoders as needed) by clearly indicating the widths of the used bussesd) Can we use this memory system as RAM for the CPU in Problem 1? Explain your answer.
1) For a Pentium II descriptor that contains a base address of 0004B100H, a limit of 00FFFH, and G = 1, what starting and ending locations are addressed by this descriptor? 2) Code a descriptor that describes a memory segment that begins at location 0005CF00h and ends at location 00060EFFh. The memory segment is a data segment that grows upward in the memory system and can be written. The segment has a user level privilege (lowest) and has not been accessed. The descriptor is for an 80386 microprocessor.
2. This question is about Digital Logic and Address DecodingA computer is being designed using a microprocessor with a 16-bit address bus (A0—A15, where A0 is the least significant bit). The 64K address space is to be split betweenand allocated to RAM, ROM and I/O hardware as follows:Address Range (hex) Contains Select Signal0x0000 — 0x1FFF Main RAM RAMCS0x8000 — 0x9FFF Video RAM VRAMCS0xB000 — 0xBFFF I/O hardware IOCS0xC000 — 0xCFFF BASIC ROM BROMCS0xF000 — 0xFFFF OS ROM OSROMCSThe rest of the address space is unused.Note: As with many computer systems, it its only necessary to decode addresses to sufficiently identify each of the sections above uniquely. It is acceptable for some parts to be decodeable by more than one address provided these extra addresses do not overlap any of the other specified address ranges. Using a combination of AND, OR and NOT gates and the signals (A12 — A15) that contain the top four bits of the address in binary form: a. Derive the equation for a logic…
A computer employs RAM chips of 512 x 16 and ROM chips of 1024 x 8. The computer system needs 4K bytes of RAM and 2K bytes of ROM along with interface unit of 128 registers each. A memory mapped I/O configuration is used. The two higher order bits are assigned for RAM, ROM and interface as 00, 01 and 10 respectively. •a. Compute total number of decoders are needed for the above system? •b. Design a memory-address map for the above system •C. Show the chip layout for the above design
An 8-bit data is read from an input device and stored in the memory location 0x20000200. Thisdata is needed to be processed first by the ARM microprocessor. In particular, the data needsto be masked where bit number 1, 5, 6 and 7 must be cleared to 0 before the data can beprocessed. Write a suitable instructions to mask the data as specified in the specification above.Explain your work.
10. The register content for an Intel 8086 microprocessor is as follows:CS = 5000H, DS = 6000H, SS = 7000H, SI = 8000H, DI = 9000HBX = 4A1FH, BP = 3000H, AX = 3597H, CX = 19DAH, DX = 8B73HCalculate the physical address of the memory where the operand is stored and thecontents of the memory locations in each of the addresses shown below:a) MOV [BP + 58], AXb) MOV [SI][BX]+2FH, DXc) MOV [DI][SI]+49AH, DX
A computer employs RAM chips of 512 x 4 and ROM chips of 256 x 8. The computer system needs 1KB of RAM, and 512 x 8 ROM and an interface unit with 256 registers each. A memory-mapped I/O configuration is used. The two higher -order bits of the address bus are assigned 00 for RAM, O1 for ROM, and 10 for interface. a) How many lines must be decoded for chip select? Specify the size of the decoder b) Draw a memory-address map for the system and Give the address range in hexadecimal for RAM, ROM c) Develop a chip layout for the above said specifications.
A large endian byte addressed memory system with eight distinct memory modules is included in a computer system. Each memory module has 134217728 cells and is 32 bits wide. a) What is the 32-bit memory address of cell 1048578 in module 3 if the memory uses high order interleaving? b) What is the 32-bit memory address of byte 1048575 inside module 2 if the memory uses high order interleaving? c) What is the 32-bit memory address of cell 511 inside module 1 if the high order interleaved memory utilises little endian storage order instead of big endian storage order?