i) Construct a CMOS NAND gate, NMOS NAND gate and NMOS NOR gate. ii) What are the differences between Resistor Transistor Logic, Directly Coupled Transistor Logic and Transistor Transistor Logic? Draw 3 input NAND using RTL, 4 input NAND using DCTL. iii) A certain gate draws 3mA when its output is HIGH and its average power dissipation, Vcc is 7V for Transistor Transistor Logic. How much does the gate draw when its output is LOW? It draws 4.5 mA when in Transition time. Determine average power dissipation for CMOS. iv) Determine if the LSTTL (5V) can drive a CMOS (5V, HCT) circuit and vice versa. Voh Vol Vih S LSTTL 2.8 0.38 1.9 CMOS 2.3 0.75 2.85 Vil 0.9 0.75

i) Construct a CMOS NAND gate, NMOS NAND gate and NMOS NOR gate. ii) What are the differences between Resistor Transistor Logic, Directly Coupled Transistor Logic and Transistor Transistor Logic? Draw 3 input NAND using RTL, 4 input NAND using DCTL. iii) A certain gate draws 3mA when its output is HIGH and its average power dissipation, Vcc is 7V for Transistor Transistor Logic. How much does the gate draw when its output is LOW? It draws 4.5 mA when in Transition time. Determine average power dissipation for CMOS. iv) Determine if the LSTTL (5V) can drive a CMOS (5V, HCT) circuit and vice versa. Voh Vol Vih S LSTTL 2.8 0.38 1.9 CMOS 2.3 0.75 2.85 Vil 0.9 0.75

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

ASAP. will upvote and leave positive remark Q1.1. Draw the logic diagram that implements the complement of the following function F(A,B,C,D) = ∑(0,1,2,3,6,10,11,14) a) NAND logic diagram b) NOR logic diagram Q1.2. Simplify the following function, and implement them with two-level NOR gate circuits: F(w,x,y,z) = wx’ + y’z’ + w’yz’ Q1.3. Implement the following Boolean expression with exclusive-OR and AND gates: F(A,B,C,D) = AB’CD’ + A’BCD’ + AB’C’D + A’BC’D
Simplify the following expressions and implement the same with NAND gate circuits. (i) F = A bar B+ ABD + AB bar D+ bar A bar C bar D bar A B bar C
Find VH for an NMOS logic gate with a saturatedload if VT O = 0.75 V, γ = 0.75 √V, 2φF = 0.7 V,and VDD = 3.0 V
An industry has 4 shareholders(W,X,Y,Z). 35 percent, 30 percent ,25 percent and 10 percent are the % of shares held by the shareholders, respectively.60 percent or above of the stack of full support is required for any main decision to be taken in the industry. Hint: Voting power of shareholders = Shares held by them i.Using only NAND gates illustrate how the circuit could be implemented. ii.Considering the voting in the industry, there should be a designation of a combinational logic circuit.(Note the design should relate to the voting in the industry)
Find VH for an NMOS logic gate with a saturatedload if VT O = 0.6 V, γ = 0.6√V, 2φF = 0.6 V,and VDD = 3.3 V
for the following logic equation ,F(a,b,c) = abc+ a’+ b’+ c’, Determine the following : Draw circuit using basic Logic gate. Draw circuit using NAND gate only. Draw circuit using NOR gate only.
Assume Vth = 1V and k = 50mA/V2. Given the schematic below, do the following: 1) Indicate and verify the state of each MOSFET and ?0 for the following input combinations. Fill-out the table below for each assumed state of the MOSFET for every input combination. Use ?ds,on approximation for linear operation. 2) Determine what kind of logic circuit is implemented in the circuit.
CML with a PDP of 25 fJ is to be used in a chipdesign that requires 50,000 gates. The chip will beplaced in a package that can safely dissipate 20 W.What is the minimum logic gate delay that can beused in the design if all the gates operate at the samespeed?
Implement NOR-NOR and NAND-AND simplify,show with a K-map and logic diagram. F(A,B,C,D) = (0,1,2,3,4,8,9,12)
Using mux, implement 3 input NAND gate function.
Give an “if and only if” statement that describes when the logic gate x NAND y modeled by 1 + xy is 1. Give an “if and only if” statement that describes when the logic gate x XNOR y modeled by 1 + x + y is 1
For an SN74HC00 quad NAND gate operating at 25 deg C and Vcc at 4.5 V at a worst case propagation delay at 18 ns. The path goes through 3 of these gates. So the worst case propagation delay would just be 54 ns, correct?