If an address bus needs to able to address eight devices, how many conductors will be required? What if each of those devices also needs to able to talk back to the I/O control device? Of programmed I/O, interrupt-driven I/O, DMA, or Channel I/O which is most suitable for processing the I/O of a: Mouse Game controller CD Thumb drive or memory stick Explain your answers.

If an address bus needs to able to address eight devices, how many conductors will be required? What if each of those devices also needs to able to talk back to the I/O control device? Of programmed I/O, interrupt-driven I/O, DMA, or Channel I/O which is most suitable for processing the I/O of a: Mouse Game controller CD Thumb drive or memory stick Explain your answers.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter5: Data Storage Technology

Section: Chapter Questions

Problem 2PE

See similar textbooks

Similar questions

1. Answer the following questions for MSP-432 processor with detailed calculations.(a) How many different addresses are available for peripherals?(b) How many different addresses are available for ports?(c) Suppose an LED is connected to Port 2, Pin 5. Determine the memory address ofPort 2.(d) How many Bytes can be written in the ROM region? How many 32 bit words can bewritten in the ROM region?
Please Answer all of the following questions for MSP-432 processor with detailed calculations. Thank you(a) How many different addresses are available for peripherals?(b) How many different addresses are available for ports?(c) Suppose an LED is connected to Port 2, Pin 5. Determine the memory address ofPort 2.(d) How many Bytes can be written in the ROM region? How many 32 bit words can bewritten in the ROM region?
b) Can DMA acts as processor? What kind of information required by DMA to act as bus master, list it down? What processor can do if DMA is controlling over the I/O module.
Which of the following general statments about computer hardware is/are true? Check all that applya) SRAM usually uses more power than DRAMb) Both multiplexors and busses can be imlemented using tri-state drivers c) In general, inputs are latched at the start of a clock cycle and outputs are enabled at the end. d) It is easy to support multiple simultaneous writers on a bus. e) According to the following diagram: If A=0, B=0, C=1, and D=1, the output is driven to E=0.
If an address bus has to be able to address eight devices, how many conductors will it require? What if it's necessary for all of those gadgets to talk to the one in charge of I/O?
On a system with eight cores, multitasking might be difficult due to the fact that there is only one memory channel. The next question that arises is, "What can we do to fix it?"
A given computer has a single cache memory (off-chip) with a 2 ns hit time and a 98% hitrate. Its main memory has 40 ns access time.i. What is the computer’s effective access time? ii. If an on-chip cache with a 0.5 ns hit time and a 94% hit rate is added to it, what isthe computer’s new effective access time? iii. How much of a speedup does the on-chip cache give the computer?
Which kind of bus—asynchronous or synchronous—should we use to connect the central processing unit to the memory? Justify your assessment and its implications.
A given computer has a single cache memory (off-chip) with a 2 ns hit time and a 98% hitrate. Its main memory has 40 ns access time. What is the computer’s effective access time? If an on-chip cache with a 0.5 ns hit time and a 94% hit rate is added to it, what isthe computer’s new effective access time? How much of a speedup does the on-chip cache give the computer?
What kind of bus should we use to link the CPU and memory: asynchronous or synchronous? Your answer must include a justification.
Can DMA acts as processor? What kind of information required by DMA to act as bus master, list it down? What processor can do if DMA is controlling over the I/O module.
Which kind of bus—asynchronous or synchronous—should we employ to connect the CPU and the memory? Please explain the thought process that led you to this conclusion.