A given computer has a single cache memory (off-chip) with a 2 ns hit time and a 98% hit rate. Its main memory has 40 ns access time. What is the computer’s effective access time? If an on-chip cache with a 0.5 ns hit time and a 94% hit rate is added to it, what is the computer’s new effective access time? How much of a speedup does the on-chip cache give the computer?

A given computer has a single cache memory (off-chip) with a 2 ns hit time and a 98% hit rate. Its main memory has 40 ns access time. What is the computer’s effective access time? If an on-chip cache with a 0.5 ns hit time and a 94% hit rate is added to it, what is the computer’s new effective access time? How much of a speedup does the on-chip cache give the computer?

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter5: Data Storage Technology

Section: Chapter Questions

Problem 2PE

See similar textbooks

Similar questions

Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses. Program S contains nothing but simple instructions. Program C executes 70% simple instructions and 30% complex instructions. Which processor will execute program S more quickly? Which processor will execute program C more quickly? At what percentage of complex instructions will the performance of the two processors be equal?
A given computer has a single cache memory (off-chip) with a 2 ns hit time and a 98% hitrate. Its main memory has 40 ns access time.i. What is the computer’s effective access time? ii. If an on-chip cache with a 0.5 ns hit time and a 94% hit rate is added to it, what isthe computer’s new effective access time? iii. How much of a speedup does the on-chip cache give the computer?
A computer has a cache, main memory, and a disk used for virtual memory. If a referenced word is in the cache, 20 ns are required to access it. If it is in main memory but not in the cache, 60 ns are needed to load it into the cache, then the reference is started again. If the word is not in main memory, 12 ms (not ns) are required to fetch the word from disk, then the reference is started again. The cache hit ratio is 0.9 and the main memory hit ratio is 0.06. What is the average time in ns required to access a referenced word on this system?
Suppose we have a processor with a base CPI of 2.0 assuming all references hit in the pnmary cache and a clock rate of 1000 MHz. The main memory access time is 100 ns. Suppose the miss rate per instruction is 5%. What is the revised CPI? How much taster will the machine run it we put a secondary cache (with 20-ns access time) that reduces the miss rate to memory to 2%
Suppose a computer using fully associative cache has 224 bytes of byte-addressable main memory and a cache of 128 blocks, where each cache block contains 64 bytes.Q.) What is the format of a memory address as seen by the cache; that is, what are the sizes of the tag and offset fields?
Suppose a byte-addressable computer using set associative cache has 2^24 bytes of main memory and a cache size of 64K bytes, and each cache block contains 32 bytes. a) If this cache is 2-way set associative, what is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, set, and offset fields? b) If this cache is 4-way set associative, what is the format of a memory address as seen by the cache?
Suppose a computer having 5 GHz processor with cycle time of 2ns and main memory access time 50ns with CPI is 1 cycle. Calculate the processor performance without cache. Calculate the performance with L1 cache, assume L1 hit rate is 92% and access time is 0.2ns. Calculate the performance with L2 cache, assume L2 hit rate is 85% and access time is 0.1ns. Calculate the performance with L3 cache, assume L3 hit rate is 78% and access time is 0.1ns.
Suppose a computer using fully associative cache has 224 bytes of byte-addressable main memory and a cache of 128 blocks, where each block contains 64 bytes.Q.) What is the format of a memory address as seen by cache; that is, what are the sizes of the tag and offset fields?
Consider a computer with a single off-chip cache with a 10 ns hit time and a 95% hit rate. Mainmemory has an access time of 80 ns.I. What is the computer’s effective memory access time?II. Now, suppose, If we add a small on-chip direct mapped cache with a 1.4 ns hit time with60% hit rate, what is the computer’s effective memory access time?III. An alternative is to add a slightly larger 2-way associative on-chip cache with 2.1 ns hittime with 90% hit rate, what is the computer’s effective memory access time? IV. Which of the two alternatives is better? Determine the speedup achieved by the twoon-chip cache configurations (w.r.t. the baseline off-chip only cache)?
Suppose we have a processor with a base CPI of 1, assuming all references hit in the primary cache, and a clock rate of 2 GHz. Assume a main memory access time of 200 ns, including all miss handling. Suppose the miss rate per instruction at the primary cache is 3%. How much faster will the processor be if we add a secondary cache that has 10 ns access time for either a hit or a miss and is large enough to reduce the miss rate to main memory to 1%?
Suppose a computer having 5 GHz processor with cycle time of 4ns and main memory access time 200ns with CPI is 1 cycle. Calculate the processor performance without cache. Calculate the performance with L1 cache, assume L1 hit rate is 85% and access time is 0.4ns. iii. Calculate the performance with L2 cache, assume L2 hit rate is 80% and access time is 10ns. Calculate the performance with L3 cache, assume L3 hit rate is 75% and access time is 10ns.
Draw the mapping cache memory for this system and view the details of the connection between cache memory and main memory with this parameter ? Cache is divide into two memories (one for data and another for instruction) Cache size 16 bytes (8 for data 8 for instruction) Block line size 16bytes Main memory size is 16Mbytes and each byte addressing to 24 bit address Cache design 2-way set associative